NB3L208K Datasheet, PDF
- Reference price Can ship immediately
- TI remarks How much is NB3L208K here? The last 7 days of 2023, today's bidding, today's bidding, NB3L208K wholesale/procurement quotation,NB3L208K market trend sales ranking, NB3L208K quotation.
NB3L208K Part Attribute
- Description The NB3L208K is a differential 1:8 Clock fanout buffer with High−speed Current Steering Logic (HCSL) outputs. Inputs can directly accept differential LVPECL, LVDS, and HCSL signals. Single−ended LVPECL, HCSL, LVCMOS, or LVTTL levels are accepted with a proper external Vth reference supply per Figures 4 and 6. The input signal will be translated to HCSL and provides eight identical copies operating up to 350 MHz. The NB3L208K is optimized for ultra−low phase noise, propagation delay variation and low output–to–output skew, and is DB800H compliant. As such, system designers can take advantage of the NB3L208K’s performance to distribute low skew clocks across the backplane or the motherboard making it ideal for Clock and Data distribution applications such as PCI Express, FBDIMM, Networking, Mobile Computing, Gigabit Ethernet, etc. Output drive current is set by connecting a 475 resistor from IREF (Pin 27) to GND per Figure 11. Outputs can also interface to LVDS receivers when terminated per Figure 12.
- Part No. NB3L208K
- Manufacturer 安森美-ON
NB3L208K Suppliers
No Date