74HC595DB-Q100 Datasheet, PDF
- Reference price Can ship immediately
- TI remarks How much is 74HC595DB-Q100 here? The last 7 days of 2023, today's bidding, today's bidding, 74HC595DB-Q100 wholesale/procurement quotation,74HC595DB-Q100 market trend sales ranking, 74HC595DB-Q100 quotation.
74HC595DB-Q100 Part Attribute
- Description 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state - The 74HC595-Q100; 74HCT595-Q100 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74HC595-Q100; 74HCT595-Q100 are 8-stage serial shift registers with a storage register and 3-state outputs. The registers have separate clocks. Data is shifted on the positive-going transitions of the shift register clock input (SHCP). The data in each register is transferred to the storage register on a positive-going transition of the storage register clock input (STCP). If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register. The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
- Part No. 74HC595DB-Q100
- Manufacturer 安世-Nexperia
74HC595DB-Q100 Suppliers
No Date