74AUP1G80GS Datasheet, PDF
- Reference price Can ship immediately
- TI remarks How much is 74AUP1G80GS here? The last 7 days of 2023, today's bidding, today's bidding, 74AUP1G80GS wholesale/procurement quotation,74AUP1G80GS market trend sales ranking, 74AUP1G80GS quotation.
74AUP1G80GS Part Attribute
- Description The 74AUP1G80 provides the single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The input pin D must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
- Part No. 74AUP1G80GS
- Manufacturer 安世-Nexperia
74AUP1G80GS Suppliers
No Date