74AHCT573D-Q100 Datasheet, PDF
- Reference price Can ship immediately
- TI remarks How much is 74AHCT573D-Q100 here? The last 7 days of 2023, today's bidding, today's bidding, 74AHCT573D-Q100 wholesale/procurement quotation,74AHCT573D-Q100 market trend sales ranking, 74AHCT573D-Q100 quotation.
74AHCT573D-Q100 Part Attribute
- Description The 74AHC573-Q100; 74AHCT573-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A. The 74AHC573-Q100; 74AHCT573-Q100 consists of eight D-type transparent latches featuring separate D-type inputs for each latch and 3-state true outputs for bus oriented applications. A latch enable input (LE) and an output enable input (OE) are common to all latches. When pin LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding Dn input changes. When pin LE is LOW, the latches store the information that is present at the Dn inputs, after a set-up time preceding the HIGH-to-LOW transition of LE. When pin OE is LOW, the contents of the 8 latches are available at the outputs. When pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
- Part No. 74AHCT573D-Q100
- Manufacturer 安世-Nexperia
74AHCT573D-Q100 Suppliers
No Date