74AHC595PW Datasheet, PDF
- Reference price Can ship immediately
- TI remarks How much is 74AHC595PW here? The last 7 days of 2023, today's bidding, today's bidding, 74AHC595PW wholesale/procurement quotation,74AHC595PW market trend sales ranking, 74AHC595PW quotation.
74AHC595PW Alternate Parts
74AHC595PW Part Attribute
- Description The 74AHC595; 74AHCT595 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A. The 74AHC595; 74AHCT595 are 8-stage serial shift registers with a storage register and 3-state outputs. The registers have separate clocks. Data is shifted on the positive-going transitions of the shift register clock input (SHCP). The data in each register is transferred to the storage register on a positive-going transition of the storage register clock input (STCP). If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.
- Part No. 74AHC595PW
- Manufacturer 安世-Nexperia
74AHC595PW Suppliers
No Date