SCBS158E - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC-*II*B*TM BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Buffered Control Inputs to Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (NT) and Ceramic (JT) DIPs

description


These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, thus latching the outputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the nine Q outputs to go low, independently of the clock.

| (TOP VIEW) | | | | | | | | |
|-------------|----|----|------------------|--|--|--|--|--|
| <u>oe</u> [| 1 | 24 |]v _{cc} | | | | | |
| 1D[| 2 | 23 |]1Q | | | | | |
| 2D [| 3 | 22 |] 2Q | | | | | |
| 3D[| 4 | 21 |] 3Q | | | | | |
| 4D[| 5 | 20 |]4Q | | | | | |
| 5D[| 6 | 19 |] 5Q | | | | | |
| 6D [| 7 | 18 |]6Q | | | | | |
| 7D[| 8 | 17 |]7Q | | | | | |
| 8D [| 9 | 16 |] 8Q | | | | | |
| 9D [| 10 | 15 |] 9Q | | | | | |
| CLR[| 11 | 14 | CLKEN | | | | | |
| GND[| 12 | 13 |] CLK | | | | | |
| | | | | | | | | |

SN54ABT823 ... JT OR W PACKAGE SN74ABT823 ... DB, DW, OR NT PACKAGE

SN54ABT823 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT823 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT823 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SCBS158E - JANUARY 1991 - REVISED MAY 1997

FUNCTION TABLE (each flip-flop)

| (each hip-hop) | | | | | | | | |
|----------------|--------|-------|------------|---|----------------|--|--|--|
| | OUTPUT | | | | | | | |
| OE | CLR | CLKEN | CLK | D | Q | | | |
| L | L | Х | Х | Х | L | | | |
| L | Н | L | \uparrow | Н | н | | | |
| L | Н | L | \uparrow | L | L | | | |
| L | Н | Н | Х | Х | Q ₀ | | | |
| н | Х | Х | Х | Х | Z | | | |


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and W packages.



logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high or power-off state, V_O Current into any output in the low state, I_O : SN54ABT823 SN74ABT823 Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Backage thermal impedance A_{VV} (see Note 2): DB package | -0.5 V to 7 V -0.5 V to 5.5 V 96 mA 128 mA 18 mA 50 mA |
|--|---|
| Package thermal impedance, θ_{JA} (see Note 2): DB package | |
| DW package | 81°C/W |
| NT package | 67°C/W |
| Storage temperature range, T _{stg} – | 65°C to 150°C |

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS158E – JANUARY 1991 – REVISED MAY 1997

recommended operating conditions (see Note 3)

| | | SN54ABT823 | | SN74A | UNIT | |
|---------------------|------------------------------------|------------|-----|-------|------|------|
| | | MIN | MAX | MIN | MAX | UNIT |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | 2 | | 2 | | V |
| VIL | Low-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | 0 | VCC | 0 | VCC | V |
| ЮН | High-level output current | | -24 | | -32 | mA |
| IOL | Low-level output current | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | 5 | | 5 | ns/V |
| Δt/ΔV _{CC} | Power-up ramp rate | 200 | | 200 | | μs/V |
| TA | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | RAMETER TEST CONDITIONS | | Т | T _A = 25°C | | | BT823 | SN74A | BT823 | UNIT |
|----------------------|---|---|-----|-----------------------|-------|-----|-------|-------|-------|------|
| ARAMETER | | | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | UNIT |
| VIK | V _{CC} = 4.5 V, | lı = –18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| | V _{CC} = 4.5 V, | IOH = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| | V _{CC} = 5 V, | IOH = -3 mA | 3 | | | 3 | | 3 | | |
| VOH | $V_{00} = 45 V_{0}$ | I _{OH} = -24 mA | 2 | | | 2 | | | | V |
| | V _{CC} = 4.5 V | I _{OH} = -32 mA | 2* | | | | | 2 | | |
| Mar. | $\lambda = 45 \lambda$ | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | V |
| VOL | V _{CC} = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | v |
| V _{hys} | | | | 100 | | | | | | mV |
| l | V _{CC} = 5.5 V, | $V_I = V_{CC} \text{ or } GND$ | | | ±1 | | ±1 | | ±1 | μA |
| IOZPU [‡] | $V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$ | 5 V to 2.7 V, OE = X | | | ±50 | | ±50 | | ±50 | μA |
| IOZPD [‡] | $V_{CC} = 2.1 V \text{ to } 0, V_{O} = 0.9$ | 5 V to 2.7 V, OE = X | | | ±50 | | ±50 | | ±50 | μA |
| IOZH | $V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}, \text{ V}_{O} = 2.7 \text{ V}, \overline{\text{OE}} \ge 2 \text{ V}$ | | | | 10§ | | 10§ | | 10§ | μA |
| IOZL | V _{CC} = 2.1 V to 5.5 V, V _O = | = 0.5 V, OE ≥ 2 V | | | -10§ | | -10§ | | -10§ | μA |
| l _{off} | $V_{CC} = 0,$ | $V_{I} \text{ or } V_{O} \le 4.5 \text{ V}$ | | | ±100 | | | | ±100 | μA |
| ICEX | $V_{CC} = 5.5 \text{ V}, \text{ V}_{O} = 5.5 \text{ V}$ | Outputs high | | | 50 | | 50 | | 50 | μA |
| ۱ ₀ ¶ | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -140 | -180 | -50 | -180 | -50 | -180 | mA |
| | | Outputs high | | 1 | 250 | | 250 | | 250 | μA |
| ICC | $V_{CC} = 5.5 \text{ V}, \text{ I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$ | Outputs low | | 24 | 38 | | 38 | | 38 | mA |
| | | Outputs disabled | | 0.5 | 250 | | 250 | | 250 | μΑ |
| $\Delta I_{CC}^{\#}$ | V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND | | | | 1.5 | | 1.5 | | 1.5 | mA |
| Ci | VI = 2.5 V or 0.5 V | | | 4 | | | | | | pF |
| Co | V _O = 2.5 V or 0.5 V | | | 7 | | | | | | pF |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] This parameter is characterized, but not production tested.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS158E - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| | | | | V _{CC} = 5 V, T _A = 25°C | | SN54ABT823 | | SN74ABT823 | | |
|-----------------|------------------------|--------------|-----|---|-----|------------|-----|------------|-----|--|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| fclock | Clock frequency | | 0 | 125 | 0 | 125 | 0 | 125 | MHz | |
| | | CLR low | 5.5 | | 5.5 | | 5.5 | | | |
| tw | Pulse duration | CLK high | 2.9 | | 2.9 | | 2.9 | | ns | |
| | | CLK low | 3.8 | | 3.8 | | 3.8 | | | |
| | | CLR inactive | 2.5 | | 2.5 | | 2.5 | | | |
| | Setup time before CLK↑ | Data | 2.1 | | 2.1 | | 2.1 | | | |
| t _{su} | Setup time before CLK1 | CLKEN high | 2 | | 2 | | 2 | | ns | |
| | | CLKEN low | 3.3 | | 3.3 | | 3.3 | | | |
| | | Data | 1.3 | | 1.3 | | 1.3 | | | |
| th | Hold time after CLK↑ | CLKEN high | 1 | | 1 | | 1 | | ns | |
| | | CLKEN low | 2 | | 2 | | 2 | | | |


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V(T | CC = 5 V A = 25°C | ; | SN54A | BT823 | SN74A | BT823 | UNIT |
|------------------|-----------------|----------------|---------|----------------------|------|-------|-------|-------|-------|------|
| | (INFOT) | (001-01) | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| fmax | | | 125 | 200 | | 125 | | 125 | | MHz |
| ^t PLH | CLK | Q | 2.1 | 4.3 | 5.9 | 2.1 | 8.1 | 2.1 | 6.8 | ns |
| ^t PHL | OER | 9 | 2.2 | 4.4 | 6.1 | 2.2 | 7 | 2.2 | 6.7 | 115 |
| ^t PHL | CLR | Q | 2 | 4.1 | 6.3 | 2 | 7.3 | 2 | 7.1 | ns |
| ^t PZH | | Q | 1 | 3 | 4.7† | 1 | 6.3 | 1 | 6† | - |
| ^t PZL | OE | Q | 2.2 | 4.1 | 5.6 | 2.2 | 6.6 | 2.2 | 6.5† | ns |
| ^t PHZ | OE | Q | 2.7 | 4.8 | 6.5† | 2.7 | 7.7 | 2.7 | 7.5† | - |
| ^t PLZ | UE | Ŷ | 1.9 | 5 | 6.4 | 1.9 | 7.4 | 1.9 | 6.9 | ns |

[†] This data sheet limit may vary among suppliers.



SCBS158E - JANUARY 1991 - REVISED MAY 1997




PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





W TEXAS INSTRUMENTS www.ti.com

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | n MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|--------------------------------|
| 5962-9450801Q3A | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| 5962-9450801QKA | ACTIVE | CFP | W | 24 | 1 | TBD | A42 | N / A for Pkg Type |
| 5962-9450801QLA | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN74ABT823DBLE | OBSOLETE | SSOP | DB | 24 | | TBD | Call TI | Call TI |
| SN74ABT823DBR | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPD | Level-1-260C-UNLIM |
| SN74ABT823DBRG4 | ACTIVE | SSOP | DB | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPD | Level-1-260C-UNLIM |
| SN74ABT823DW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT823DWE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT823DWR | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT823DWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT823NSR | ACTIVE | SO | NS | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT823NSRE4 | ACTIVE | SO | NS | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ABT823NT | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74ABT823NTE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SNJ54ABT823FK | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54ABT823JT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54ABT823W | ACTIVE | CFP | W | 24 | 1 | TBD | A42 | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



PACKAGE OPTION ADDENDUM

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



MCFP007 - OCTOBER 1994



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

- D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
- E. Index point is provided on cap for terminal identification only.



MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




MPDI004 - OCTOBER 1994

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated