#### SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR

SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

- High-Speed f<sub>max</sub> of 100 MHz Typical
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### **DORNPACKAGE** (TOP VIEW) 16 V<sub>CC</sub> В 15∏ A $Q_B$ $\mathsf{Q}_\mathsf{A}$ 14 CLR DOWN [ 13**|**| BO UP [ 12 CO $Q_{C}$ 11 LOAD $\mathsf{Q}_\mathsf{D}$ 10 ∏ C 9 🛮 D GND [

#### description

The SN74F193A is a synchronous, 4-bit binary up/down counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count/clock (UP or DOWN) input. The direction of the count is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the  $\overline{\text{LOAD}}$  input and entering the desired data at the data (D) inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A high level applied to the clear (CLR) input forces all outputs to the low level. The clear function is independent of the count and load inputs.


These counters were designed to be cascaded without the need for external circuitry. The borrow  $(\overline{BO})$  output produces a low-level pulse while the count is zero (all Q outputs low) and the DOWN input is low. Similarly, the carry  $(\overline{CO})$  output produces a low-level pulse while the count is 15 (all Q outputs high) and the UP input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN74F193A is characterized for operation from 0°C to 70°C.




SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

### logic symbol†




 $<sup>\</sup>ensuremath{^{\dagger}}$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### state diagram



Count up Count down — →

### logic diagram (positive logic)






SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

#### typical clear, load, and count sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Load (preset) to binary thirteen
- 3. Count up to fourteen, fifteen (carry), zero, one, and two
- 4. Count down to one, zero (borrow), fifteen, fourteen, and thirteen





#### SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR

SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	– 0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage applied to any output in the high state	$\dots$ – 0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range	0 °C to 70 °C
Storage temperature range	– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
lik	Input clamp current			18	mA
ЮН	High-level output current			<b>–</b> 1	mA
loL	Low-level output current			20	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS				TYP‡	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				- 1.2	V	
Vali	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$		2.5	3.4		V	
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } 3$	mA	2.7			V	
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$			0.3	0.5	V	
Ι <sub>Ι</sub>	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V	V <sub>I</sub> = 7 V			0.1	mA	
IIH	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V	V <sub>I</sub> = 2.7 V			20	μΑ	
1	V00 - 5 5 V	\\\ - 0 F \\	UP UP			- 1.8	mA	
Ι <sub>Ι</sub> Γ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V	VCC = 5.5 V, V = 0.5 V	Others			- 0.6	IIIA
I <sub>OS</sub> §	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0	·	- 60		- 150	mA	
<sup>I</sup> CC	$V_{CC} = 5.5 V,$	Outputs open	·		34	54	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



NOTE 1: The input-voltage ratings may be exceeded if the input-current ratings are observed.

Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

### SN74F193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTER WITH DUAL CLOCK AND CLEAR

SDFS031A - D3693, JANUARY 1991 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $T_A = \text{MIN to MAX}^{\dagger}$		UNIT	
			MIN	MAX	MIN	MAX		
fclock	Clock frequency		0	85	0	85	MHz	
t <sub>W</sub>	Pulse duration	CLR high	4		4		ns	
		LOAD low	5.5		5.5			
		UP or DOWN high	4		4			
		UP or DOWN low	6		6			
t <sub>su</sub>	Setup time	Data before LOAD inactive	3.5		3.5		ns	
		CLR inactive before UP↑ or DOWN↑	5		5			
		LOAD inactive before UP↑ or DOWN↑	7.5		7.5			
th	Hold time	Data after LOAD inactive	2.5		2.5		ns	

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = 25^{\circ}C$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			85	100		85		MHz
<sup>t</sup> PLH	UP or DOWN	CO or BO	2.5		8.5	2.5	9	ns
<sup>t</sup> PHL	OP OF DOWN	CO OF BO	3		8	3	9	115
<sup>t</sup> PLH	UP or DOWN	Any Q	2.5		8.5	2.5	9	ns
<sup>t</sup> PHL	OP OF DOWN	Ally Q	5		12	5	13	113
<sup>t</sup> PLH	A D OD	Any Q	2		7	1.5	8	ns
<sup>t</sup> PHL	A, B, C, or D	Ally Q	6		13.5	5	15	115
<sup>t</sup> PLH	LOAD	Any O	4.5		10	4	11	ns
t <sub>PHL</sub>	LOAD	Any Q	5.5		12	5	13	115
t <sub>PHL</sub>	01.0	Any Q	5		11	5	12	
<sup>t</sup> PLH	CLR	CO	6		12	5.5	13	ns
t <sub>PHL</sub>	CLR	BO	5		11	5	12	ns
<sup>t</sup> PLH	LOAD	<u> </u>	6		13.5	6	15	no
t <sub>PHL</sub>		CO or BO	6		12.6	6	13.8	ns
<sup>t</sup> PLH	A, B, C, or D	CO or BO	5.5		13	5	14	no
t <sub>PHL</sub>		CO OF BO	4.5		12.5	4.5	13.5	ns

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated