

SBAS249B - DECEMBER 2001 - REVISED NOVEMBER 2007

16-Bit, Voltage Output, Serial Input DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 150mW MAXIMUM
- +10V INTERNAL REFERENCE
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 5µs to ±0.003% FSR
- 16-BIT MONOTONICITY, -40°C TO +85°C
- ±10V, ±5V, OR +10V CONFIGURABLE VOLTAGE OUTPUT
- RESET TO ZERO OR MID-SCALE
- DOUBLE-BUFFERED DATA INPUT
- DAISY-CHAIN FEATURE FOR MULTIPLE DAC7731s ON A SINGLE BUS
- SMALL SSOP-24 PACKAGE


APPLICATIONS

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS

DESCRIPTION

The DAC7731 is a 16-bit Digital-to-Analog Converter (DAC) which provides 16 bits of monotonic performance over the specified operating temperature range and offers a +10V internal reference. Designed for automatic test equipment and industrial process control applications, the DAC7731 output swing can be configured in a $\pm 10V,\,\pm 5V,\,$ or +10V range. The flexibility of the output configuration allows the DAC7731 to provide both unipolar and bipolar operation by pin strapping. The DAC7731 includes a high-speed output amplifier with a maximum settling time of $5\mu s$ to $\pm 0.003\%$ FSR for a 20V full-scale change and only consumes 100mW (typical) of power.

The DAC7731 features a standard 3-wire, SPI-compatible serial interface with double buffering to allow asynchronous updates of the analog output as well as a serial data output line for daisy-chaining multiple DAC7731s. A user programmable reset control forces the DAC output to either min-scale (0000_h) or mid-scale (8000_h) , overriding both the input and DAC register values. The DAC7731 is available in a SSOP-24 package and three performance grades specified to operate from -40°C to $+85^{\circ}\text{C}$.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS(1)

| V _{CC} to V _{SS} V _{CC} to AGND V _{SS} to AGND AGND to DGND REF _{IN} to AGND V _{DD} to DGND Digital Input Voltage to DGND Digital Output Voltage to DGND Operating Temperature Range Storage Temperature Range | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |
|--|--|
| Storage Temperature Range Junction Temperature (TJ Max) | |
| ı | |

NOTE: (1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER ⁽²⁾ | TRANSPORT MEDIA, QUANTITY |
|-----------|--------------|-----------------------|-----------------------------------|--------------------|-----------------------------------|----------------------------------|
| DAC7731E | SSOP-24 | DB " | -40°C to +85°C | DAC7731E | DAC7731E DAC7731E/1K | Rails, 60 Tape and Reel,1000 |
| DAC7731EB | SSOP-24 | DB " | –40°C to +85°C | DAC7731EB | DAC7731EB DAC7731EB/1K | Rails, 60 Tape and Reel, 1000 |
| DAC7731EC | SSOP-24 | DB " | –40°C to +85°C | DAC7731EC | DAC7731EC DAC7731EC/1K | Rails, 60 Tape and Reel, 1000 |

NOTE: (1) For the most current package ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI web site at www.ti.com.

PIN CONFIGURATION



PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
|-----|-------------------|---|
| 1 | V _{cc} | Positive Analog Power Supply |
| 2 | REFOUT | Internal Reference Output |
| 3 | REF _{IN} | Reference Input |
| 4 | REFADJ | Internal Reference Trim. (Acts as a gain adjustment |
| | | input when the internal reference is used.) |
| 5 | V _{REF} | Buffered Output from REF _{IN} , can be used to drive |
| | KEI | external devices. Internally, this pin directly drives the |
| | | DAC's circuitry. |
| 6 | ROFFSET | Offsetting Resistor |
| 7 | AGND | Analog ground |
| 8 | RFB2 | Feedback Resistor 2, used to configure DAC output |
| | | range. |
| 9 | RFB1 | Feedback Resistor 1, used to configure DAC output |
| | | range. |
| 10 | SJ | Summing Junction of the Output Amplifier |
| 11 | V _{OUT} | DAC Voltage Output |
| 12 | V _{DD} | Digital Power Supply |
| 13 | DGND | Digital Ground |
| 14 | TEST | Reserved, Connect to DGND |
| 15 | NC | No Connection |
| 16 | RST | V _{OUT} reset; active LOW, depending on the state of |
| | | RSTSEL, the DAC register is either reset to mid- |
| | | scale or min-scale. |
| 17 | LDAC | DAC register load control, rising dege triggered. Data |
| | | is loaded from the input register to the DAC register. |
| 18 | SDI | Serial Data Input. Data is latched into the input |
| | | register on the rising edge of SCLK. |
| 19 | SDO | Serial Data Output, delayed 16 SCLK clock cycles. |
| 20 | CS | Chip Select, Active LOW |
| 21 | SCLK | Serial Clock Input |
| 22 | RSTSEL | Reset Select; determines the action of RST. If HIGH, |
| | | RST will reset the DAC register to mid-scale. If LOW, |
| | | RST will reset the DAC register to min-scale. |
| 23 | REFEN | Enables internal +10V reference (REF _{OUT}), active |
| | | LOW. |
| 24 | V _{SS} | Negative Analog Power Supply |



ELECTRICAL CHARACTERISTICS

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +15V$, $V_{SS} = -15V$, $V_{DD} = +5V$, Internal refi⁄ence enabled, unless otherwise noted.

| ACCURACY Linearity Error (INL) T _A = 25°C Differential Linearity Error (INL) Offise Error Drit Offise Error Drit Gain Error Drit PSRR (V _{CC} or V _{SD}) ANALOG OUTPUT¹¹ Votage Output? ALT 4-75 +11.4/-15, 4-10 200 AGNO 10 +11.4/-6, 4-10 25 0.10 AGNO 10 +11.4/-6, 4-10 25 0.10 AGNO 10 +11.4/-6, 4-10 25 0.10 AGNO 10 +11.4/-6, 4-10 200 AGNO 10 +11.4/-6, 4-10 200 AGNO 10 +11.4/-6, 4-10 200 AGNO 10 AGNO 15 Beferon Coulput Befer Arror output Befer Arror outpu | | | DAC7731E | | | DAC7731EB | | | DAC7731EC | | | |
|---|--|--|-----------|------------|-----------------------|-----------|-----|--------|------------|-----|-------|----------------------------|
| Linearing Error (INL) TA = 25°C TA = | PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Differential Linearity Error (DNL) Monotonicity | ACCURACY | | | | | | | | | | | |
| Differential Linearity Error (DNL) Monotonicity | Linearity Error (INL) | | | | ±6 | | | ±4 | | | ±3 | LSB |
| Differential Linearity Error (DNL) Monotonical Linearity Error (DNL) 14 | | T _A = 25°C | | | ±5 | | | ±3 | | | ±2 | LSB |
| Dissel Error Diffsel Error | Differential Linearity Error (DNL) | | | | ±4 | | | ±2 | | | ±1 | LSB |
| Disase Enror Drift | Monotonicity | | 14 | | | 15 | | | 16 | | | Bits |
| Sain Error With Internal REF With Internal REF Sain Error Drift With External REF Sain Error Drift With External REF Sain Error Drift With External REF Sain Error Drift Sain Error Drift With Internal REF Sain Error Drift Sain Error | Offset Error | | | | ±0.1 | | | * | | | * | % of FSF |
| Gain Error Drift | Offset Error Drift | | | ±2 | | | * | | | * | | ppm/°C |
| Sain Error Drift | Gain Error | With Internal REF | | | ±0.4 | | | ±0.25 | | | ±0.15 | % of FSF |
| SRR (V _{CC} or V _{SS}) | | With External REF | | | ±0.25 | | | ±0.1 | | | * | % of FSR |
| ANALOG OUTPUTITO Voltage Output(**) +11.4/-4.75 +11.4/-11.4 +11.4/-6.4 -15 -10.1 -10.1 -11.4/-11.4 -11.4/-6.4 -15 -10.1 -1 | Gain Error Drift | With Internal REF | | ±15 | | | ±10 | | | ±7 | | ppm/°C |
| Voltage Output(2) | PSRR (V _{CC} or V _{SS}) | At Full-Scale | | 50 | 200 | | * | * | | * | * | ppm/V |
| +11.4/-11.4 | | | | | | | | | | | | |
| Output Current Output Impeadance Maximum Load Capacitance Short-Circuit Current AGND | Voltage Output ⁽²⁾ | | | l | | | I | | | | | V |
| Output Current Output Impeadance Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration ±5 0.1 200 215 ** | | | | l | | | I | | | | | V |
| Output Impeadance AGND | | +11.4/–6.4 | | ±5 | | | * | | | * | | V |
| Maximum Load Capacitance Short-Circuit Duration AGND | • | | ±5 | | | * | | | * | | | mA |
| Short-Circuit Current Short-Circuit Duration AGND | | | | l | | | 1 | | | | | Ω |
| Short-Circuit Duration AGND Indefinite | · | | | l | | | I | | | | | pF |
| REFERENCE Reference Output Reference Output REFour Impedance Serior Voltage Drift Serior Voltage Adjustment(3) 4.75 4. | | ACNE | | l | | | 1 | | | | | mA |
| Reference Output REF _{OUT} Impedance 9.96 10 10.04 9.975 * 10.025 * * * * Perfour Voltage Drift * < | | AGND | | Indefinite | | | * | | | * | | |
| REF_Out_Voltage Adjustment(3) REF_N Input Range(4) REF_N Input | | | 0.00 | 40 | 40.04 | 0.075 | ., | 40.005 | ., | ., | ., | ., |
| REF_OUT_Voltage Drift REF_OUT_Voltage Adjustment(S) EF_N Input Range(S) REF_N Input | · | | 9.96 | _ | 10.04 | 9.975 | I | 10.025 | * | | * | V |
| REFOUT Voltage Adjustment(s) ±25 4.75 V _{CC} - 1.4 * <td></td> <td>Ω ppm/°C</td> | | | | | | | | | | | | Ω ppm/°C |
| REF _{IN} input Range(a) ABSOLUTE MAX Value that can be applied is V _{CC} 4.75 V _{CC} - 1.4 * <td></td> <td></td> <td>+25</td> <td>±13</td> <td></td> <td>*</td> <td>±10</td> <td></td> <td><u> </u></td> <td>Ξ/</td> <td></td> <td>mV</td> | | | +25 | ±13 | | * | ±10 | | <u> </u> | Ξ/ | | mV |
| REFig. Input Current REFADJ Input Range Absolute Max Value that can be applied is V _{CC} 50 50 * * * * * * * * * * * * * * * * * | | | | | V 1.4 | | | * | 1 | | × | V |
| REFADJ Input Range | | | 4.73 | 10 | V _{CC} - 1.4 | ~ | × | ~ | ~ | * | 7 | nA |
| REFADJ Input Impedance | | Absolute May Value that | ١ ، | 10 | 10 | * | " | * | * | - | * | V |
| REFADJ Input Impedance V _{REF} Output Current V _{REF} Dutput Current V _{REF} Impedance -2 50 +2 * <td< td=""><td>TEL 7100 input Italige</td><td></td><td>ľ</td><td></td><td>10</td><td>,</td><td></td><td></td><td>, r</td><td></td><td> "</td><td>ľ</td></td<> | TEL 7100 input Italige | | ľ | | 10 | , | | | , r | | " | ľ |
| V _{REF} Output Current V _{REF} Impedance -2 1 +2 * | REFADJ Input Impedance | | | 50 | | | * | | | * | | kΩ |
| VREF Impedance 1 * * * * DYNAMIC PERFORMANCE Settling Time to ±0.003% 20V Output Step R _L = 5kΩ, C _L = 200pF, with external REF _{OUT} to REF _{IN} filter ⁽⁵⁾ 3 5 * <t< td=""><td></td><td></td><td>-2</td><td></td><td>+2</td><td>*</td><td></td><td>*</td><td>*</td><td></td><td>*</td><td>mA</td></t<> | | | -2 | | +2 | * | | * | * | | * | mA |
| Settling Time to ±0.003% | | | | 1 | | | * | | | * | | Ω |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | DYNAMIC PERFORMANCE | | | | | | | | | | | |
| Digital Feedthrough | Settling Time to ±0.003% | 20V Output Step | | 3 | 5 | | * | * | | * | * | μs |
| Digital Feedthrough Output Noise Voltage at 10kHz 100 | | $R_L = 5k\Omega$, $C_L = 200pF$, | | | | | | | | | | |
| Digital Feedthrough Output Noise Voltage | | | | | | | | | | | | |
| Output Noise Voltage at 10kHz 100 * * * n No DIGITAL INPUT V _{IH} II _{IH} < 10μA 0.7 • V _{DD} * | | to REF _{IN} filter ⁽⁵⁾ | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 0 | ot 10kl l= | | l | | | 1 | | | | | nV-s nV/√ Hz |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | at TUKEZ | | 100 | | | * | | | * | | NV/VHZ |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | ΙΙ Ι ~ 10μΔ | 0.7•\/ | | | * | | | * | | | V |
| DIGITAL OUTPUT | | | O.7 - VDD | | 0.3 • V _{DD} | -7 | | * | -7 | | * | v |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | 1.5. | | | 00 | | | | | | | |
| VOL I _{OL} = 1.6mA 0.4 * * * POWER SUPPLY VDD +4.75 +5.0 +5.25 * | | $I_{OH} = -0.8 \text{mA}$ | 3.6 | | | * | | | * | | | V |
| POWER SUPPLY V _{DD} V _{CC} +4.75 +5.0 +5.25 * * * * * * * * * * * * * * * * * * * | | | | | 0.4 | | | * | | | * | v |
| V _{CC} V _{SS} Bipolar Operation Unipolar Operation Un | POWER SUPPLY | | | | | | | | | | | |
| VSS Bipolar Operation Unipolar Operation Unipolar Operation -15.75 -15.75 -11.4 * * * * * * * * * * * * * * * * * * * | | | | +5.0 | | | * | * | 1 | * | * | V |
| Unipolar Opeation | | | | | | | | * | l | | * | V |
| I _{DD} 100 * </td <td>V_{SS}</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>l</td> <td></td> <td>1</td> <td>V</td> | V _{SS} | | | | | | | | l | | 1 | V |
| Unloaded | | Unipolar Opeation | -15.75 | | -4.75 | * | | * | * | | * | V |
| Unloaded -4 -2.5 * * * * * Power No Load, Ext. Reference 85 * * * * r No Load, Int. Reference 100 150 * * * * | | l | | l | | | I | | | | | μΑ |
| Power No Load, Ext. Reference 85 * * * r No Load, Int. Reference 100 150 * * * * r | | | l . | l | 6 | | 1 | * | | | * | mA |
| No Load, Int. Reference 100 150 * * * r | | | ı | l | | * | I | | * | | | mA |
| | Power | , , , , , , , , , , , , , , , , , , , | | I | 150 | | I | يد ا | | | ير ا | mW mW |
| IEWFERATURE RANGE | TEMPEDATURE BANCE | INO LOAU, IIII. REIEIENCE | | 100 | 130 | | * | * | | * | * | 11100 |
| Specified Performance -40 +85 * * * | | | 40 | | 105 | N- | | N- | y <u>_</u> | | N- | ∘c |

 $[\]ensuremath{\mbox{{\star}}}$ Specifications same as grade to the left.

NOTES: (1) With minimum $\rm V_{\rm CC}/\rm V_{\rm SS}$ requirements, internal reference enabled.

- (2) Please refer to the *Theory of Operation* section for more information with respect to output voltage configurations.
- (3) See Figure 11 for gain and offset adjustment connection diagrams when using the internal reference.
- (4) The minimum value for REF_{IN} must be equal to the greater of V_{SS} +14V and +4.75V, where +4.75V is the minimum voltage allowed.
- (5) Reference low-pass filter values: $100k\Omega,\,1.0\mu\text{F}$ (see Figure 14).




TIMING CHARACTERISTICS


 V_{CC} = +15V, V_{SS} = -15V, V_{DD} = 5V; R_L = 2k Ω to AGND; C_L = 200pF to AGND; all specifications -40°C to +85°C, unless otherwise noted.

| | | DAC7731 | | | |
|-------------------|--|---------|-----|-----|-------|
| PARAMETER | DESCRIPTION | MIN | TYP | MAX | UNITS |
| t _{WH} | SCLK HIGH Time | 25 | | | ns |
| t _{WL} | SCLK LOW Time | 25 | | | ns |
| t _{SDI} | Setup Time: Data in valid before rising SCLK | 5 | | | ns |
| t _{HDI} | Hold Time: Data in valid after rising SCLK | 20 | | | ns |
| t _{scs} | Setup Time: CS falling edge before first rising SCLK | 15 | | | ns |
| t _{HSC} | Hold Time: CS rising edge after 16th rising SCLK | 0 | | | ns |
| t _{DDO} | Delay Time: CS Falling Edge to Data Out valid, C _L = 20pF on SDO | 50 | | | ns |
| t _{HDO} | Hold Time: Data Out valid after SCLK rising edge, C _L 20pF on SDO | 50 | | | ns |
| t _{DDOZ} | Delay Time: CS rising edge to SDO = High Impedance | | | 70 | ns |
| t _{wcsh} | CS HIGH Time | 50 | | | ns |
| t _{WLDL} | LDAC LOW Time | 20 | | | ns |
| t _{WLDH} | LDAC HIGH Time | 20 | | | ns |
| t _{SLD} | Setup Time: 16th Rising SCLK Before LDAC Rising Edge | 15 | | | ns |
| t _{DLD} | Delay Time: LDAC rising edge to first SCLK rising edge of next | 15 | | | ns |
| | transfer cycle | | | | |
| t _{SCLK} | Setup Time: CS High before falling SCLK edge following 16th | 5 | | | ns |
| | rising SCLK edge | 0 | | | |
| t _{SRS} | Setup Time: RSTSEL Valid Before RST LOW | 0 | | | ns |
| t _{HRS} | Hold Time: RSTSEL valid after RST HIGH | 20 | | | ns |
| t _{WRL} | RST LOW Time | 30 | | _ | ns |
| t _S | DAC V _{OUT} Settling Time | | | 5 | μs |

INTERFACE TIMING





RESET TIMING








TYPICAL CHARACTERISTICS

























































 $T_A = +25^{\circ}C$ (unless otherwise noted).
















Time (2µs/div)











Time (2µs/div)





THEORY OF OPERATION

The DAC7731 is a voltage output, 16-bit DAC with a +10V built-in internal reference. The architecture is an R-2R ladder configuration with the three MSBs segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 1. The output buffer is designed to allow user-configurable output adjustments giving the DAC7731 output voltage ranges of 0V to +10V, -5V to +5V, or -10V to +10V. Please refer to Figures 2, 3, and 4 for pin configuration information.

The digital input is a serial word made up of the DAC code (MSB first) and is loaded into the DAC register using the LDAC input pin. The converter can be powered from $\pm 12V$ to $\pm 15V$ dual analog supplies and a $\pm 5V$ logic supply. The device offers a reset function, which immediately sets the DAC output voltage and DAC register to min-scale (code 0000_H) or mid-scale (code 8000_H). The data I/O and reset functions are discussed in more detail in the following sections.




FIGURE 1. DAC7731 Architecture.




FIGURE 2. Basic Operation: $V_{OUT} = 0V$ to +10V.




FIGURE 3. Basic Operation: $V_{OUT} = -5V$ to +5V.






FIGURE 4. Basic Operation: $V_{OUT} = -10V$ to +10V.

ANALOG OUTPUTS

The output amplifier can swing to within 1.4V of the supply rails, specified over the -40° C to $+85^{\circ}$ C temperature range. This allows for a ± 10 V DAC voltage output operation from ± 12 V supplies with a typical 5% tolerance.

When the DAC7731 is configured for a unipolar, 0V to 10V output, a negative voltage supply is required. This is due to internal biasing of the output stage. Please refer to the Electrical Characteristics table (see page 3) for more information.

The minimum and maximum voltage output values are dependent upon the output configuration implemented and reference voltage applied to the DAC7731. Please note that $V_{\rm SS}$ (the negative power supply) must be in the range of $-4.75 \rm V$ to $-15.75 \rm V$ for unipolar operation. The voltage on $V_{\rm SS}$ sets several bias points within the converter and is required in all modes of operation. If $V_{\rm SS}$ is not in one of these two configurations, the bias values may be in error and proper operation of the device is not ensured.

Supply sequence is important in establishing the correct startup of the DAC. The following supply sequence must be followed: V_{SS} (device substrate) first, then V_{DD} followed by V_{CC} . In addition, each supply must reach the values specified in the Electrical Characteristics table (see page 3) within 100ms of its ramp start.

REFERENCE INPUTS

The DAC7731 provides a built-in +10V voltage reference and on-chip buffer to allow external component reference drive. To use the internal reference, \overline{REFEN} must be LOW, enabling the reference circuitry of the DAC7731 (as shown in Table I) and the REF_{OUT} pin must be connected to REF_{IN} . This is the input to the on-chip reference buffer. The buffer output is provided at the V_{REF} pin. In this configuration, V_{REF} is used to setup the

DAC7731 output amplifier into one of three voltage output modes as discussed earlier. V_{REF} can also be used to drive other system components requiring an external reference.

| REFEN | ACTION |
|-------|---|
| 1 | Internal Reference disabled; REF _{OUT} = High Impedance |
| 0 | Internal Reference enabled; REF _{OUT} = +10V |

TABLE I. REFEN Action.

The internal reference of the DAC7731 can be disabled when use of an external reference is desired. When using an external reference, the reference input, REF $_{\rm IN}$, can be any voltage between 4.75V (or V $_{\rm SS}$ + 14V, whichever is greater) and V $_{\rm CC}$ – 1.4V.

DIGITAL INTERFACE

Table II shows the input data format for the DAC7731 and Table III illustrates the basic control logic of the device. The serial interface consists of a chip select input (\overline{CS}) , serial data clock input (SCLK), serial data input (SDI), serial data output (SDO), and load control input (LDAC). An asynchronous reset input (\overline{RST}), which is active LOW, is provided to simplify startup conditions, periodic resets, or emergency resets to a known state, depending on the status of the reset select (RSTSEL) signal. Please refer to the *DAC Reset* section for additional information regarding the reset operation.

| | ANALOG OUTPUT | | | | | | |
|---------------|--------------------------------------|---|--|--|--|--|--|
| DIGITAL INPUT | Unipolar Configuration | Bipolar Configuration | | | | | |
| | Unipolar Straight Binary | Bipolar Offset Binary | | | | | |
| 0x0000 | Zero (0V) | -Full-Scale (-V _{REF} or -V _{REF} /2) | | | | | |
| 0x0001 | Zero + 1LSB | -Full-Scale + 1LSB | | | | | |
| : | : | : | | | | | |
| 0x8000 | 1/2 Full-Scale | Bipolar Zero | | | | | |
| 0x8001 | 1/2 Full-Scale + 1LSB | Bipolar Zero + 1LSB | | | | | |
| : | : | : | | | | | |
| 0xFFFF | Full-Scale (V _{REF} – 1LSB) | +Full-Scale (+V _{REF} – 1LSB | | | | | |
| | | or +V _{REF} /2 - 1LSB) | | | | | |

TABLE II. DAC7731 Data Format.

| | CC | NTROL S | STATU | S | COMMAND |
|----|-----|---------|-------|------|---|
| CS | RST | RSTSEL | LDAC | SCLK | ACTION |
| Н | Н | Х | Х | Х | Shift Register is disabled on the serial bus. |
| L | Н | х | х | х | Enable SDO pin from High Impedance; enables shift operation and I/O bus (SCLK, SDI, SDO). |
| L | Н | Х | Х | 1 | Serial Data Shifted into Input Register |
| 1 | Н | Х | Х | L | Serial Data Shifted into Input Register ⁽¹⁾ |
| Х | Н | Х | 1 | Х | Data in Input Register is Loaded into DAC Register. |
| Х | L | Н | Х | Х | Resets Input and DAC Registers to mid-scale. |
| Х | L | L | Х | Х | Resets Input and DAC Registers to min-scale. |
| | | 4) 1 | | | |

NOTE: (1) In order to avoid unwanted shifting of the input register by an additional bit, care must be taken that a rising edge on $\overline{\text{CS}}$ only occurs when SCLK is HIGH.

TABLE III. DAC7731 Logic Truth Table.



The DAC code is provided via a 16-bit serial interface, as shown in Table II. The digital input word makes up the digital code to be loaded into the data input register of the device. A typical data transfer and DAC output update take place as follows: Once CS is active (LOW), the DAC7731 is enabled on the serial bus and the 16-bit serial data transfer can begin. The serial data is shifted into the device on each rising SCLK edge until all 16 bits are transferred (1 bit per 1 rising SCLK edge). Once received, the data in the input register is loaded into the DAC register upon reception of a rising edge on the LDAC input (load command). This action updates the analog output, V_{OUT} , to the desired voltage specified by the digital input word. A rising edge on LDAC is completely asynchronous to the serial interface of the device and can occur at any time. Care must be taken to ensure that the entire 16 bits of data are loaded into the input register before issuing a LDAC active edge. Additional load commands will have no effect on the DAC output if the data in the input register is unchanged between rising LDAC edges. When CS is returned HIGH, the rising edge on CS must occur when SCLK is HIGH. Application of a rising CS edge when SCLK is LOW will cause one additional shift in the serial input shift register, corrupting the desired input data.

TIMING CONSIDERATIONS

The flexible interface of the DAC7731 can operate under a number of different scenarios as is required by a host controller. Critical timing for a 16-bit data transfer cycle is shown in the Interface Timing section of the Timing Characteristics. While this is the most common method of writing to the DAC7731, the device accepts two additional modes of data transfer from the host. These are byte transfer mode and continuous transfer mode.

Byte transfer mode is especially useful when an 8-bit host is communicating with the DAC. Data transfer can occur without requiring an additional general purpose I/O pin to control the \overline{CS} input of the DAC in cycles of 16 clocks. A HIGH state on \overline{CS} stops data from coming into and out of the internal shift register. This provides byte-wide support for 8-bit host processors. Figure 5 is an example of the timing cycle of such a data transfer.

The remaining data transfer mode accepted by the DAC7731 is continuous transfer. The $\overline{\text{CS}}$ of the DAC7731 can be tied LOW or held LOW by the controller for an indefinite number of serial clock cycles. Each clock cycle will transfer data into the




FIGURE 5. Byte-Wide Data Write Cycle.




FIGURE 6. Continuous Transfer Control.



DAC via SDI and out of the DAC on SDO. Care must be taken that the LDAC signal to the DAC(s) is timed correctly so that valid data is transferred into the DAC register on each rising LDAC edge. (*Valid data* refers to the serial data latched on each of the 16 rising SCLK edges prior to the occurrence of a rising LDAC signal.) The rising edge of LDAC must occur before the first rising SCLK edge of the following 16-bit transfer. Figure 6 shows continuous transfer timing.

DAISY-CHAINING USING SDO

Multiple DAC7731s can be connected to a single serial port by attaching each of their control inputs in parallel and daisy-chaining the SDO and SDI I/Os of each device. The SDO output of the DAC7731 is active when \overline{CS} is LOW and can be left unconnected when not required for use in a daisy-chain configuration.

Once a data transfer cycle begins, new data is shifted into SDI and data currently residing in the shift register (from previous cycle, power-up, or reset command) is presented on SDO, MSB first. One data transfer cycle for each DAC7731 is required to update all devices in the chain. The first data

cycle written into the chain will arrive at the last DAC7731 on the final cycle of the data transfer. Upon completion of the required number of data transfer cycles (one cycle per device), each DAC voltage output is updated with a rising edge on the LDAC inputs. Figure 7 shows the required timing to properly update two DAC7731s in a daisy-chained configuration, as shown in Figure 8.

DAC RESET

The \overline{RST} and RSTSEL inputs control the reset of the analog output. The reset command is level triggered by a low signal on \overline{RST} . Once \overline{RST} is LOW, the DAC output will begin settling to the mid-scale or min-scale code depending on the state of the RSTSEL input. A HIGH value on RSTSEL will cause V_{OUT} to reset to the mid-scale code (8000_H) and a LOW value will reset V_{OUT} to min-scale (8000_H). A change in the state of the RSTSEL input while \overline{RST} is LOW will cause a corresponding change in the reset command selected internally and consequently change the output value of V_{OUT} of the DAC. Note that a valid reset signal also resets the input register of the DAC to the value specified by the state of RSTSEL.




FIGURE 7. DAC7731 Daisy-Chain Timing for Figure 7.




FIGURE 8. DAC7731 Daisy-Chain Schematic.





APPLICATIONS

GAIN AND OFFSET CALIBRATION

The architecture of the DAC7731 is designed in such a way as to allow for easily configurable offset and gain calibration using a minimum of external components. The DAC7731 has built-in feedback resistors and output amplifier summing points brought out of the package in order to make the absolute calibration possible. Figures 9 and 10 illustrate the relationship of offset and gain adjustments for the DAC7731 in a unipolar configuration and in a bipolar configuration, respectively.




FIGURE 9. Relationship of Offset and Gain Adjustments for $V_{OUT} = 0V$ to +10V Output Configuration.




FIGURE 10. Relationship of Offset and Gain Adjustments for V_{OUT} = -10V to +10V Output Configuration. (Same Theory Applies for V_{OUT} = -5V to +5V.)

When calibrating the DAC output, offset should be adjusted first to avoid first order interaction of adjustments. In unipolar mode, the DAC7731 offset is adjusted from code $0000_{\rm H}$ and for either bipolar mode, offset adjustments are made at code $8000_{\rm H}$. Gain adjustment can then be made at code FFFF_H for each configuration, where the output of the DAC should be

at $\pm 10V - 1$ LSB for the 0V to $\pm 10V$ or $\pm 10V$ output range and $\pm 5V - 1$ LSB for the $\pm 5V$ output range. Figure 11 shows the generalized external offset and gain adjustment circuitry using potentiometers.




FIGURE 11. Generalized External Calibration Circuitry for Gain and Symmetrical Offset Adjustment.

OFFSET ADJUSTMENT

Offset adjustment is accomplished by introducing a small current into the summing junction (SJ) of the DAC7731. The voltage at SJ, or V_{SJ} , is dependent on the output configuration of the DAC7731. See Table IV for the required pin strapping for a given configuration and the nominal values of V_{SJ} for each output range.

| REFERENCE | OUTPUT | PIN | PIN STRAPPING | | | |
|-----------------------|--|--------------------------------------|---------------|---------------------|---|--|
| CONFIGURATION | CONFIGURATION | R _{OFFSET} | RFB1 | RFB2 | | |
| Internal Reference | 0V to +10V -10V to +10V -5V to +5V | to V _{REF} NC to AGND | | to V _{OUT} | +5V +3.333V +1.666V | |
| External Reference | $\begin{array}{c} \text{OV to V}_{\text{REF}} \\ -\text{V}_{\text{REF}} \text{ to V}_{\text{REF}} \\ -\text{V}_{\text{REF}} / 2 \text{ to V}_{\text{REF}} / 2 \end{array}$ | to V _{REF} NC to AGND | | to V _{OUT} | V _{REF} /2 V _{REF} /3 V _{REF} /6 | |
| NOTE: (1) Voltag | e measured at V _{SJ} fo | or a given o | configura | tion. | | |

TABLE IV. Nominal V_{SJ} versus V_{OUT} and Reference Configuration.

The current level required to adjust the DAC7731's offset can be created by using a potentiometer divider as shown in Figure 11 Another alternative is to use a unipolar DAC in order to apply a voltage, V_{OADJ} , to the resistor R_S . A $\pm 2uA$ current range applied to SJ will ensure offset adjustment coverage of the $\pm 0.1\%$ maximum offset specification of the DAC7731.

When in a unipolar configuration ($V_{SJ} = 5V$), only a single resistor, R_S , is needed for symmetrical offset adjustment with a 0V to 10V V_{OADJ} range. When in one of the two bipolar configurations, V_{SJ} is either +3.333V (±10V range) or +1.666V (±5V range), and circuit values chosen to match those given in Table V will provide symmetrical offset adjust. Please refer to Figure 11 for component configuration.



| OUTPUT CONFIGURATION | R _{POT2} | R ₁ | R _S | I _{SJ} RANGE | NOMINAL OFFSET ADJUSTMENT |
|-------------------------|-------------------|----------------|----------------|--------------------------|---------------------------------|
| 0V to +10V | 10K | 0 | 2.5M | ±2μΑ | ±25mV |
| -10V to +10V | 10K | 5K | 1.5M | ±2.2μΑ | ±55mV |
| -5V to +5V | 10K | 20K | 1M | ±1.7μΑ | ±21mV |

TABLE V. Recommended External Component Values for Symmetrical Offset Adjustment ($V_{REF} = 10V$).

Figure 12 illustrates the typical minimum offset adjustment ranges provided by forcing a current at SJ for a given output voltage configuration.




FIGURE 12. Offset Adjustment Transfer Characteristic.

GAIN ADJUSTMENT

When using the internal reference of the DAC7731, gain adjustment is performed by adjusting the device's internal reference voltage via the reference adjust pin, REFADJ. The effect of a reference voltage change on the gain of the DAC output can be seen in the generic equation (for unipolar configuration):

$$V_{OUT} = V_{REFIN} \bullet (N/65536)$$

Where N is represented in decimal format and ranges from 0 to 65535.

REFADJ can be driven by a low impedance voltage source such as a unipolar, 0V to +10V DAC or a potentiometer (less than 100k Ω), see Figure 11. Since the input impedance of REFADJ is typically $50k\Omega$, the smaller the resistance of the potentiometer, the more linear the adjustment will be. A $10k\Omega$ potentiometer is suggested if linearity of the reference adjustment is of concern.

When the DAC7731's internal reference is not used, gain adjustments can be made via trimming the external reference applied to the DAC at ${\sf REF}_{\sf IN}$. This can be accomplished through using a potentiometer, unipolar DAC, or other means of precision voltage adjustment to control the voltage presented to the DAC7731 by the external reference. Figure 13 and Table VI summarize the range of adjustment of the internal reference via REFADJ.




FIGURE 13. Internal Reference Adjustment Transfer Characteristic.

| VOLTAGE AT REFADJ | REF _{OUT} VOLTAGE | | | |
|---------------------------|----------------------------|--|--|--|
| REFADJ = 0V | 10V + 25mV (min) | | | |
| REFADJ = 5V or $NC^{(1)}$ | 10V | | | |
| REFADJ = 10V | 10V - 25mV (max) | | | |
| NOTE: NC = Not Connected. | | | | |

TABLE VI. Minimum Internal Reference Adjustment Range.

NOISE PERFORMANCE

Increased noise performance of the DAC output can be achieved by filtering the voltage reference input to the DAC7731. Figure 14 shows a typical internal reference filter schematic. A low-pass filter applied between the REF $_{\rm OUT}$ and REF $_{\rm IN}$ pins can increase noise immunity at the DAC and output amplifier. The REF $_{\rm OUT}$ pin can source a maximum of $50\mu{\rm A}$ so care should be taken in order to avoid overloading the internal reference output.




FIGURE 14. Filtering the Internal Reference.



LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The DAC7731 offers separate digital and analog supplies, as it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more important it will become to separate the analog and digital ground and supply planes at the device.

Since the DAC7731 has both analog and digital ground pins, return currents can be better controlled and have less effect on the DAC output error. Ideally, AGND would be connected directly to an analog ground plane and DGND to the digital ground plane. The analog ground plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.

The voltages applied to V_{CC} and V_{SS} should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

In addition, a $1\mu F$ to $10\mu F$ bypass capacitor in parallel with a $0.1\mu F$ bypass capacitor is strongly recommended for each supply input. In some situations, additional bypassing may be required, such as a $100\mu F$ electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the analog supplies, removing any high frequency noise components.





7-Oct-2011

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| DAC7731E | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731E/1K | ACTIVE | SSOP | DB | 24 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731E/1KG4 | ACTIVE | SSOP | DB | 24 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EB | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EB/1K | ACTIVE | SSOP | DB | 24 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EB/1KG4 | ACTIVE | SSOP | DB | 24 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EBG4 | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EC | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EC/1K | ACTIVE | SSOP | DB | 24 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EC/1KG4 | ACTIVE | SSOP | DB | 24 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731ECG4 | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |
| DAC7731EG4 | ACTIVE | SSOP | DB | 24 | 60 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

7-Oct-2011

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| DAC7731E/1K | SSOP | DB | 24 | 1000 | 330.0 | 16.4 | 8.2 | 8.8 | 2.5 | 12.0 | 16.0 | Q1 |
| DAC7731EB/1K | SSOP | DB | 24 | 1000 | 330.0 | 16.4 | 8.2 | 8.8 | 2.5 | 12.0 | 16.0 | Q1 |
| DAC7731EC/1K | SSOP | DB | 24 | 1000 | 330.0 | 16.4 | 8.2 | 8.8 | 2.5 | 12.0 | 16.0 | Q1 |

www.ti.com 14-Jul-2012



*All dimensions are nominal

| 7 III GITTIOTIOTOTIO GITO TIOTITICA | | | | | | | |
|-------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| DAC7731E/1K | SSOP | DB | 24 | 1000 | 367.0 | 367.0 | 38.0 |
| DAC7731EB/1K | SSOP | DB | 24 | 1000 | 367.0 | 367.0 | 38.0 |
| DAC7731EC/1K | SSOP | DB | 24 | 1000 | 367.0 | 367.0 | 38.0 |

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

| Products | Applications | | |
|----------|---------------------|---------------|--|
| Audia | ununu ti com/ou dio | Automotivo on | |

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap **TI E2E Community** e2e.ti.com