

High-Speed 10 MBit/s Logic Gate Optocouplers

Single-Channel: 6N137, HCPL2601, HCPL2611 Dual-Channel: HCPL2630, HCPL2631

Description

The 6N137, HCPL2601, HCPL2611 single-channel and HCPL2630, HCPL2631 dual-channel optocouplers consist of a 850 nm AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. This output features an open collector, thereby permitting wired OR outputs. The coupled parameters are guaranteed over the temperature range of -40°C to +85°C. A maximum input signal of 5 mA will provide a minimum output sink current of 13 mA (fan out of 8).

An internal noise shield provides superior common mode rejection of typically 10 kV/ μ s. The HCPL2601 and HCPL2631 has a minimum CMR of 5 kV/ μ s. The HCPL2611 has a minimum CMR of 10 kV/ μ s.


COMMEN

Features

- Very High Speed 10 MBit/s
- Superior CMR 10 kV/μs
- Double working voltage 480 V
- Fan-out of 8 Over -40°C to +85°C
- Logic Gate Output
- Strobable Output
- Wired OR-open Collector
- U.L. Recognized (File # E90700)

Applications

- Ground Loop Elimination
- LSTTL to TTL, LSTTL or 5-volt CMOS
- Line Receiver, Data Transmission
- Data Multiplexing
- Switching Power Supplies
- Pulse Transformer Replacement
- Computer-peripheral Interface



MARKING DIAGRAM



2601 = Device Number

V = VDE mark (Note: Only Appears on Parts Ordered with VDE Option – See

Order Entry Table)

XX = Two-Digit Year Code, e.g., '03' YY = Two-Digit Work Week, Ranging from


'01' to '53'

T1 = Assembly Package Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.

SCHEMATICS



A 0.1 μ F bypass capacitor must be connected between pins 8 and 5 (Note 1).

Figure 1. Schematics

TRUTH TABLE (Positive Logic)

| Input | Enable | Output |
|-------|--------|--------|
| Н | Н | L |
| L | Н | Н |
| Н | L | Н |
| L | L | Н |
| Н | NC | |
| L | NC | Н |
| | | |

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

| Symbol | Parameter | | Value | Unit |
|-----------------------------------|--|-----------------------------|--------------|------|
| T _{STG} | Storage Temperature | | -55 to +125 | °C |
| T _{OPR} | Operating Temperature | | -40 to +85 | °C |
| T _{SOL} | Lead Solder Temperature (for Wave Soldering Only)* | | 260 for 10 s | °C |
| EMITTER | | | | |
| I _F | DC/Average Forward Input Current | Single Channel | 50 | mA |
| | | Dual Channel (Each Channel) | 30 | |
| V _E | Enable Input Voltage Not to Exceed V _{CC} by More than 500 mV | Single Channel | 5.5 | V |
| V_{R} | Reverse Input Voltage | Each Channel | 5.0 | V |
| P _I | Power Dissipation | Single Channel | 100 | mW |
| | | Dual Channel (Each Channel) | 45 | |
| DETECTOR | | | | |
| V _{CC} (1 Minute Max) | Supply Voltage | 1 | 7.0 | ٧ |

 VO
 Output Voltage
 Each Channel
 50
 mA

 PO
 Collector Output Power Dissipation
 Single Channel
 85
 mW

 Dual Channel (Each Channel)
 60

Single Channel

25

mΑ

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Output Current

 I_{O}

| Symbol | Parameter | Min | Max | Unit |
|-----------------|----------------------------|------|-----------------|------|
| I _{FL} | Input Current, Low Level | 0 | 250 | μΑ |
| I _{FH} | Input Current, High Level | *6.3 | 15 | mA |
| V _{CC} | Supply Voltage, Output | 4.5 | 5.5 | V |
| V _{EL} | Enable Voltage, Low Level | 0 | 0.8 | V |
| V _{EH} | Enable Voltage, High Level | 2.0 | V _{CC} | V |
| T _A | Low Level Supply Current | -40 | +85 | °C |
| N | Fan Out (TTL Load) | - | 8 | |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

^{*}For peak soldering reflow, please refer to the Reflow Profile on page 9.

^{*6.3} mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is 5.0 mA or less.

ELECTRICAL CHARACTERISTICS ($T_A = 0$ °C to 70 °C unless otherwise specified)

| Symbol | Parameter | Test Conditions | | Min | Тур | Max | Unit |
|------------------------------------|---|--|---|-------------|--------|------|-------|
| INDIVIDUAL | COMPONENT CHARACTERIS | TICS | | | | | |
| EMITTER | | | | | | | |
| V _F | Input Forward Voltage | I _F = 10 mA | | _ | _ | 1.8 | V |
| | | | T _A = 25°C | - | 1.4 | 1.75 | |
| B_VR | Input Reverse Breakdown Voltage | I _R = 10 μA | | 5.0 | - | - | ٧ |
| C _{IN} | Input Capacitance | V _F = 0, f = 1 MHz | | - | 60 | 4 | pF |
| $\Delta V_F / \Delta T_A$ | Input Diode Temperature Coefficient | I _F = 10 mA | | _ | -1.4 | | mV/°C |
| DETECTOR | | | | | | | |
| I _{CCH} | High Level Supply Current | $V_{CC} = 5.5 \text{ V}, I_F = 0 \text{ mA},$ | Single Channel | - | 7 | 10 | mA |
| | | V _E = 0.5 V | Dual Channel | - | 10 | 15 | |
| I _{CCL} | Low Level Supply Current | Single Channel | $V_{CC} = 5.5 \text{ V}, I_F = 10 \text{ mA}$ | 1- | 9 | 13 | mA |
| | | Dual Channel | V _E = 0.5 V | _ | 14 | 21 | |
| I _{EL} | Low Level Enable Current | $V_{CC} = 5.5 \text{ V}, V_{E} = 0.5 \text{ V}$ | | _ | -0.8 | -1.6 | mA |
| I _{EH} | High Level Enable Current | $V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}$ | 10 | _ | -0.6 | -1.6 | mA |
| V_{EH} | High Level Enable Voltage | $V_{CC} = 5.5 \text{ V}, I_F = 10 \text{ mA}$ | | 2.0 | _ | _ | V |
| V_{EL} | Low Level Enable Voltage | $V_{CC} = 5.5 \text{ V}, I_F = 10 \text{ mA} (I_F = 10 \text{ mA})$ | Note 3) | - | - | 0.8 | V |
| SWITCHING | CHARACTERISTICS (T _A = -40 | 0°C to +85°C, V _{CC} = 5 V, I _F | = 7.5 mA unless otherwise | e specified |) | | |
| T _{PLH} | Propagation Delay Time to | $R_L = 350 \Omega, C_L = 15 pF$ | T _A = 25°C | 20 | 45 | 75 | ns |
| | Output HIGH Level | (Note 4) (Figure 13) | | - | - | 100 | |
| T _{PHL} | Propagation Delay Time to | T _A = 25°C (Note 5) | | 25 | 45 | 75 | ns |
| | Output LOW Level | R _L = 350 Ω, C _L = 15 pF (Figure 13) | | - | - | 100 | |
| T _{PHL} -T _{PLH} | Pulse Width Distortion | $R_L = 350 \Omega$, $C_L = 15 pF$ (Figure 13) | | - | 3 | 35 | ns |
| t _r | Output Rise Time (10–90%) | $R_L = 350 \ \Omega, \ C_L = 15 \ pF \ (Note 6) \ (Figure 13)$ | | - | 50 | - | ns |
| t _f | Output Rise Time (90–10%) | $R_L = 350 \Omega, C_L = 15 pF (N)$ | R_L = 350 Ω, C_L = 15 pF (Note 7) (Figure 13) | | 12 | - | ns |
| t _{ELH} | Enable Propagation Delay Time to Output HIGH Level | I _F = 7.5 mA, V _{EH} = 3.5 V, (Note 8) (Figure 14) | $R_L = 350 \ \Omega, \ C_L = 15 \ pF$ | - | 20 | - | ns |
| t _{EHL} | Enable Propagation Delay Time to Output LOW Level | I _F = 7.5 mA, V _{EH} = 3.5 V, (Note 9) (Figure 14) | $R_L = 350 \ \Omega, \ C_L = 15pF$ | - | 20 | _ | ns |
| CM _H | Common Mode Transient Immunity (at Output HIGH | T _A = 25°C, V _{CM} = 50 V (Peak), I _F = 0 mA, | 6N137, HCPL2630 | - | 10,000 | _ | V/μs |
| | Level) | V_{OH} (Min.) = 2.0 V, R_L = 350 Ω (Note 10) (Figure 15) | HCPL2601, HCPL2631 | 5000 | 10,000 | - | |
| | | V _{CM} = 400 V | HCPL2611 | 10,000 | 15,000 | - | V/μs |
| CM _L | Common Mode Transient Immunity (at Output LOW | $R_L = 350 \Omega$, $I_F = 7.5 \text{ mA}$, V_{OL} (Max.) = 0.8 V, | 6N137, HCPL2630 | - | 10,000 | - | |
| V. | Level) | T _A = 25°C (Note 11) (Figure 15) | HCPL2601, HCPL2631 | 5000 | 10,000 | - | |
| | | V _{CM} = 400 V | HCPL2611 | 10,000 | 15,000 | - | |
| TRANSFER | CHARACTERISTICS (T _A = -40 | °C to +85°C unless otherwi | ise specified) | | | | |
| Іон | HIGH Level Output Current | V _{CC} = 5.5 V, V _O = 5.5 V, I (Note 2) | $_{F} = 250 \mu A, V_{E} = 2.0V$ | - | - | 100 | μΑ |
| V _{OL} | LOW Level Output Current | V _{CC} = 5.5 V, I _F = 5 mA, V (Note 2) | _E = 2.0 V, I _{CL} = 13 mA | - | .35 | 0.6 | V |
| I _{FT} | Input Threshold Current | V55V V06V | / _E = 2.0 V, I _{OL} = 13 mA | _ | 3 | 5 | mA |

ELECTRICAL CHARACTERISTICS (T_A = 0°C to 70°C unless otherwise specified) (continued)

| Symbol | Parameter | Test Conditions | | Тур | Max | Unit |
|--|--|--|------|------------------|------|------------------|
| ISOLATION CHARACTERISTICS (T _A = -40°C to +85°C unless otherwise specified) | | | | | | |
| I _{I-O} | Input-Output Insulation Leakage Current | Relative Humidity = 45%, T_A = 25°C, t = 5 s, V_{I-O} = 3000 VDC (Note 12) | _ | - | 1.0* | μΑ |
| V _{ISO} | Withstand Insulation Test Voltage | RH < 50%, T_A = 25°C, $I_{I-O} \le 2~\mu A$, t = 1 min. (Note 12) | 2500 | - | _ | V _{RMS} |
| R _{I-O} | Resistance (Input to Output) | V _{I-O} = 500 V (Note 12) | - | 10 ¹² | - | Ω |
| C _{I-O} | Capacitance (Input to Output) | f = 1 MHz (Note 12) | _ | 0.6 | - (| pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. *All Typicals at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

- 1. The V_{CC} supply to each optoisolator must be bypassed by a 0.1 μ F capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V_{CC} and GND pins of each device.
- 2. Each channel.
- 3. Enable Input No pull up resistor required as the device has an internal pull up resistor.
- 4. t_{PLH} Propagation delay is measured from the 3.75 mA level on the HIGH to LOW transition of the input current pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- 5. t_{PHL} Propagation delay is measured from the 3.75 mA level on the LOW to HIGH transition of the input current pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- 6. t_r Rise time is measured from the 10% to the 90% levels on the LOW to HIGH transition of the output pulse.
- 7. t_f Fall time is measured from the 90% to the 10% levels on the HIGH to LOW transition of the output pulse.
- 8. t_{ELH} Enable input propagation delay is measured from the 1.5 V level on the HIGH to LOW transition of the input voltage pulse to the 1.5 V level on the LOW to HIGH transition of the output voltage pulse.
- 9. t_{EHL} Enable input propagation delay is measured from the 1.5 V level on the LOW to HIGH transition of the input voltage pulse to the 1.5 V level on the HIGH to LOW transition of the output voltage pulse.
- 10. CM_H The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the HIGH state (i.e., V_{OUT} > 2.0 V). Measured in volts per microsecond (V/us).
- 11. CM_L The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the LOW output state (i.e., Jd.
 .d 4 short $V_{OUT} < 0.8 \text{ V}$). Measured in volts per microsecond (V/ μ s).
- 12. Device considered a two-terminal device: Pins 1, 2, 3 and 4 shorted together, and Pins 5, 6, 7 and 8 shorted together.

TYPICAL PERFORMANCE CURVES




Figure 2. Low Level Output Voltage vs.
Ambient Temperature





Figure 4. Switching Time vs. Forward Current



Ambient Temperature

0.001 0.

Figure 3. Input Diode Forward Voltage vs. Forward Current




Figure 5. Low Level Output vs.

Ambient Temperature




Figure 7. Output Voltage vs. Input Forward Current

TYPICAL PERFORMANCE CURVES (Continued)




Figure 8. Pulse Width Distortion vs. Temperature




Figure 10. Enable Propagation Delay vs. Temperature




Figure 12. High Level Output Current vs. Temperature




Figure 9. Rise and Fall Time vs. Temperature




Figure 11. Switching Time vs. Temperature

TEST CIRCUITS




Figure 13. Test Circuit and Waveforms for $t_{\textrm{PLH}},\,t_{\textrm{PHL}},\,t_{\textrm{r}}$ and $t_{\textrm{f}}$




Figure 14. Test Circuit t_{EHL} and t_{ELH}

TEST CIRCUITS (Continued)





Figure 15. Test Circuit Common Mode Transient Immunity

REFLOW PROFILE



- Peak reflow temperature: 225C (package surface temperature)
- Time of temperature higher than 183C for 60-150 seconds
- One time soldering reflow is recommended

Figure 16. Reflow Profile


ORDERING INFORMATION


| S | Example Part Number | Description [†] |
|-----|--|---|
| | 6N137S | PDIP8 GW, CASE 709AC Surface Mount Lead Bend |
| SD | 6N137SD | PDIP8 GW, CASE 709AC Surface Mount; Tape and Reel |
| W | 6N137W | PDIP8 6.6x3.81, 2.54P, CASE 646BW 0.4" Lead Spacing |
| V | 6N137V | PDIP8 9.655x6.6, 2.54P, CASE 646CQ VDE0884 |
| WV | 6N137WV | PDIP8 6.6x3.81, 2.54P, CASE 646BW VDE0884; 0.4" Lead Spacing |
| SV | 6N137SV | PDIP8 GW, CASE 709AC VDE0884; Surface Mount |
| SDV | 6N137SDV | PDIP8 GW, CASE 709AC VDE0884; Surface Mount; Tape and Reel |
| | ications, including part orientation and tal | |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

PDIP8 6.6x3.81, 2.54P CASE 646BW ISSUE O

DATE 31 JUL 2016







| DOCUMENT NUMBER: | 98AON13445G | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-----------------------|--|-------------|
| DESCRIPTION: | PDIP8 6.6X3.81, 2.54P | | PAGE 1 OF 1 |


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PDIP8 9.655x6.6, 2.54P CASE 646CQ ISSUE O

DATE 18 SEP 2017








| <u>05-3.90</u> |
|---|
| NOTES: A) NO STANDARD APPLIES TO THIS PACKAGE B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION |
| 70) |


| DOCUMENT NUMBER: | 98AON13446G | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|------------------------|---|-------------|
| DESCRIPTION: | PDIP8 9.655X6.6, 2.54P | | PAGE 1 OF 1 |

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

PDIP8 GW CASE 709AC ISSUE O

DATE 31 JUL 2016





5.08 (MAX)

3.68-3.94

0.51 (MIN)


1.14-1.78

(0.78)

2.54BSC

0.41-0.56

LAND PATTERN RECOMMENDATION



NOTES:

- A) NO STANDARD APPLIES TO THIS PACKAGE
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSION

| DOCUMENT NUMBER: | 98AON13447G | Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | PDIP8 GW | | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

