



## Description

Specifically designed for long-range, multitarget measurements, the VL53L4CX provides very accurate distance measurements up to 6 m with excellent results over short distances. A new generation laser emitter with 18° FoV improves performances under ambient light.

Thanks to ST's patented algorithms and innovative module construction, the VL53L4CX is also able to detect multiple objects within the FoV with depth understanding. ST histogram algorithms ensure cover glass crosstalk immunity beyond 80 cm and dynamic smudge compensation for targets below 80 cm.

Like all Time-of-Flight sensors based on ST's FlightSense technology, the VL53L4CX records an absolute distance measurement regardless of the target color and reflectance.

Housed in a miniature reflowable package, which integrates a SPAD (single photon avalanche diode) array, the VL53L4CX achieves the best ranging performance even when hidden behind a wide range of cover glass materials.

All of ST's Time-of-Flight sensors integrate a VCSEL (vertical cavity surface emitting laser) which emits a fully invisible 940 nm IR light, which is totally safe for eyes (Class 1 certification).

# 1 Product overview


## 1.1 Technical specification

Table 1. Technical specification

Feature	Detail
Package	Optical LGA12
Size	4.4 x 2.4 x 1 mm
Operating voltage	2.6 to 3.5 V
Operating temperature	-30 to 85°C
Infrared emitter	940 nm
I <sup>2</sup> C	Up to 1 MHz (fast mode plus) serial bus Address: 0x52

## 1.2 System block diagram


Figure 1. VL53L4CX block diagram



### 1.3 Device pinout

The following figure shows the pinout of the VL53L4CX (see also Section 6 Outline drawings).

**Figure 2. VL53L4CX pinout (bottom view)**



**Table 2. VL53L4CX pin description**

Pin number	Signal name	Signal type	Signal description
1	AVDDVCSEL	Supply	VCSEL supply, to be connected to main supply
2	AVSSVCSEL	Ground	VCSEL ground, to be connected to main ground
3	GND		To be connected to main ground
4	GND2		To be connected to main ground
5	XSHUT	Digital input	Xshutdown pin, active low
6	GND3	Ground	To be connected to main ground
7	GPIO1	Digital output	Interrupt output. Open drain output
8	DNC	Digital input	Do not connect, must be left floating
9	SDA	Digital input/output	I <sup>2</sup> C serial data
10	SCL	Digital input	I <sup>2</sup> C serial clock input
11	AVDD	Supply	Supply, to be connected to main supply
12	GND4	Ground	To be connected to main ground


*Note:* AVSSVCSEL and GND are ground pins and can be connected together in the application schematics.

*Note:* GND2, GND3, and GND4 are standard pins that are forced to the ground domain in the application schematics to avoid possible instabilities if set to other states.

## 1.4 Application schematic

The following figure shows the application schematic of the VL53L4CX.

**Figure 3. VL53L4CX schematic**



Capacitors on external supply AVDD should be placed as close as possible to the AVDDVCSSEL and AVSSVCSSEL module pins.

External pull up resistor values can be found in I2C-bus specification. Pull-ups are typically fitted only once per bus, near the host. For suggested values see [Table 3. Suggested pull-up and series resistors for I<sup>2</sup>C fast mode](#) and [Table 4. Suggested pull-up and series resistors for I<sup>2</sup>C fast mode plus](#).

XSHUT pin must always be driven to avoid leakage current. A pull-up is needed if the host state is not known. XSHUT is needed to use hardware standby mode (no I<sup>2</sup>C communication).

XSHUT and GPIO1 pull-up recommended values are 10 kOhms.

GPIO1 should be left unconnected if not used.

The following tables list recommended values for pull-up and series resistors for an AVDD of 1.8 V to 2.8 V in I<sup>2</sup>C fast mode (up to 400 kHz) and fast mode plus (up to 1 MHz).

**Table 3. Suggested pull-up and series resistors for I<sup>2</sup>C fast mode**

I <sup>2</sup> C load capacitance (CL) <sup>(1)</sup>	Pull up resistor (Ohms)	Series resistor (Ohms)
$C_L \leq 90$ pF	3.6 k	0
$90$ pF < $C_L \leq 140$ pF	2.4 k	0
$140$ pF < $C_L \leq 270$ pF	1.2 k	0
$270$ pF < $C_L \leq 400$ pF	0.8 k	0

1. For each bus line, CL is measured in application PCB by customer.

**Table 4. Suggested pull-up and series resistors for I<sup>2</sup>C fast mode plus**

I <sup>2</sup> C load capacitance (CL) <sup>(1)</sup>	Pull up resistor (Ohms)	Series resistor (Ohms)
$C_L \leq 90 \text{ pF}$	1.5 k	100
$90 \text{ pF} < C_L \leq 140 \text{ pF}$	1 k	50
$140 \text{ pF} < C_L \leq 270 \text{ pF}$	0.5 k	50
$270 \text{ pF} < C_L \leq 400 \text{ pF}$	0.3 k	50

1. For each bus line, CL is measured in application PCB by customer.

## 2 Functional description

### 2.1 System functional description

Figure 4. VL53L4CX system functional description shows the system level functional description.

The host customer application controls the device using an API (application programming interface). The API implementation is delivered to the customer as a driver (bare C code, or Linux/Android driver). The driver shares with the customer application a set of high level functions that allow control of the firmware, like initialization, ranging start/stop, setting the system accuracy.


The driver is a turnkey solution consisting of a set of “C” functions that enable fast development of end-user applications without the complication of direct multiple register access. The driver is structured in a way that it can be compiled on any kind of platform through a well abstracted platform layer. The driver package allows the user to take full advantage of the VL53L4CX capabilities.

A detailed description of the driver is available in the user manual (UM2923).

The firmware fully manages the hardware registers access.

Section 2.2 State machine description details the firmware state machine.


Figure 4. VL53L4CX system functional description



## 2.2 State machine description

The following figure shows the device state machine.

Figure 5. Device state machine



## 2.3 Customer manufacturing calibration flow

Up to calibrations are needed to ensure the best sensor performances. Offset needed in all applications. If a cover glass is used, cross-talk calibration is needed also.

Two part-to-part calibrations are needed to ensure the best sensor performances, while one is optional. Offset and RefSpad calibrations are needed in all applications.

If a cover glass is used, crosstalk calibration data are needed. The xtalk calibration data can be measured during a part-to-part calibration in the customer production line, and stored in the host, as part-to-part calibration data.

Xtalk calibration data can also be computed from a xtalk characterization of few devices, not in production line, and stored in the host as generic calibration data.

The detailed procedure is provided in the VL53L4CX user manual (UM2923).

## 2.4 Device programming and control

The device physical control interface is I<sup>2</sup>C, described in [Section 3 Control interface](#).

A software layer (driver) is provided to control the device. This avoids complex I<sup>2</sup>C register operations with turnkey functions to start, stop, and read the ranging values.

The driver structure and functions are described in the VL53L4CX user manual.



## 2.5 Ranging mode description

The VL53L4CX dedicated operating mode is “Ranging mode”. In this mode the software driver proposes turnkey functionalities to allow fast and easy ranging in all customer applications.

- Ranging mode is natively immune to coverglass crosstalk and smudge beyond 80 cm.
- Ranging mode can detect several objects concurrently within the FoV. Up to four ranges can be output simultaneously by the software driver, to indicate an object’s range. Check the latest software driver manual for further details.
- Ranging operation is performed by default at 30 Hz once the driver function is called (typical ranging operation lasts 33 ms). It includes internal housekeeping, ranging and post-processing.

*Note:* *Ranging mode requires a handshake between the host and the VL53L4CX, at each ranging operation. This handshake is mandatory to ensure the right result is read by the host to continue the ranging operation.*

Refer to [Section 2.10 Handshake management](#) for further details.

## 2.6 Digital processing and reading the results

Digital processing is the final operation of the ranging sequence that computes, validates or rejects a ranging measurement. Part of this processing is performed by the internal firmware and completed on the host processor running the software driver.

At the end of digital processing, the ranging distance is computed by the device itself. If the distance cannot be measured (no target or weak signal), a corresponding status error code is generated and can be read by the host. A full description of the status errors is provided in the VL53L4CX user manual (UM2923).

## 2.7 Reading the results

The software driver provides turnkey functions to read output results after the measurement:

- Signal rate
- Ranging distance
- Ambient light level

A full description is provided in the VL53L4CX user manual (UM2923).

## 2.8 Power sequence

There are two options available for device power up and boot sequence.


*Note:* In all cases, XSHUT has to be raised only when AVDD is tied on.

### Option 1

The XSHUT pin is connected and controlled from the host.

This option optimizes power consumption as the device can be completely powered off when not used, and then woken up through the host (using the XSHUT pin).

HW Standby mode is the period when AVDD is present and XSHUT is low.




*Note:*  $t_{BOOT}$  is 1.2 ms maximum.

### Option 2

The XSHUT pin is not controlled by the host; it is tied to AVDD through the pull up resistor.


When the XSHUT pin is not controlled, the power-up sequence is presented in the following figure. In this case, the device goes automatically to SW STANDBY after FW BOOT, without entering HW STANDBY.



*Note:*  $t_{BOOT}$  is 1.2 ms maximum.

## 2.9 Ranging sequence

Figure 8. Ranging sequence



*Note:* API in the figure above means application programmable interface.

*Note:*  $t_{\text{timing\_budget}}$  is a parameter set by the user, using a dedicated driver function.

## 2.10 Handshake management

Once a ranging measurement is available, an interrupt is generated. This is communicated to the host as a physical signal on the GPIO1 pin, which is driven low, and the output of a driver function. The former operating method is called “hardware interrupt”, and the latter is referred to as “polling mode”.

Once the host reads the result, the interrupt is cleared by the driver and the ranging sequence can continue. If the interrupt is not cleared, the ranging operation inside the device is on hold. The interrupt behavior allows a good synchronization between the device and the host, which avoids losing results if the host is not available to acquire or process the data.

It is strongly recommended to use the hardware interrupt pin to manage this handshake.

For more details refer to VL53L4CX user manual.


### 3 Control interface

This section specifies the control interface. The I<sup>2</sup>C interface uses two signals: serial data line (SDA) and serial clock line (SCL). Each device connected to the bus uses a unique address and a simple master/slave relationship exists.

Both SDA and SCL lines are connected to a positive supply voltage using pull-up resistors located on the host. Lines are only actively driven low. A high condition occurs when lines are floating and the pull-up resistors pull lines up. When no data is transmitted both lines are high.

Clock signal generation is performed by the master device. The master device initiates data transfer. The I<sup>2</sup>C bus has a maximum speed of 1 Mbits/s and uses a default device address of 0x52.

**Figure 9. Data transfer protocol**




Information is packed in 8-bit packets (bytes) and is always followed by an acknowledge bit, Ac for VL53L4CX acknowledge and Am for master acknowledge (host bus master). The internal data is produced by sampling SDA at a rising edge of SCL. The external data must be stable during the high period of SCL. The exceptions to this are start (S) or stop (P) conditions when SDA falls or rises respectively, while SCL is high.

A message contains a series of bytes preceded by a start condition, and followed by either a stop or repeated start (another start condition but without a preceding stop condition), followed by another message. The first byte contains the device address (0x52) and also specifies the data direction. If the least significant bit is low (that is, 0x52) the message is a master-write-to-the-slave. If the LSB is set (that is, 0x53) then the message is a master-read-from-the-slave.

**Figure 10. I<sup>2</sup>C device address: 0x52**


MSBit						LSBit	
0	1	0	1	0	0	1	R/W

All serial interface communications with the Time-of-Flight sensor must begin with a start condition. The VL53L4CX module acknowledges the receipt of a valid address by driving the SDA wire low. The state of the read/write bit (LSB of the address byte) is stored and the next byte of data, sampled from SDA, can be interpreted. During a write sequence, the second byte received provides a 16-bit index which points to one of the internal 8-bit registers.

**Figure 11. Data format (write)**


As data are received by the slave, they are written bit by bit to a serial/parallel register. After each data byte has been received by the slave, an acknowledge is generated, the data are then stored in the internal register addressed by the current index.


During a read message, the contents of the register addressed by the current index is read out in the byte following the device address byte. The contents of this register are parallel loaded into the serial/parallel register and clocked out of the device by the falling edge of SCL.

**Figure 12. Data format (read)**



At the end of each byte, in both read and write message sequences, an acknowledge is issued by the receiving device (that is, the VL53L4CX for a write, and the host for a read).

A message can only be terminated by the bus master, either by issuing a stop condition or by a negative acknowledge (that is, not pulling the SDA line low) after reading a complete byte during a read operation.

The interface also supports auto increment indexing. After the first data byte has been transferred, the index is automatically incremented by 1. The master can therefore send data bytes continuously to the slave until the slave fails to provide an acknowledge or the master terminates the write communication with a stop condition. If the auto increment feature is used the master does not have to send address indexes to accompany the data bytes.

**Figure 13. Data format (sequential write)**


**Figure 14. Data format (sequential read)**



### 3.1 I<sup>2</sup>C interface - timing characteristics

Timing characteristics are shown in the following tables. Refer to [Figure 15. I<sup>2</sup>C timing characteristics](#) for an explanation of the parameters used.

Timings are given for all PVT conditions.


**Table 5. I<sup>2</sup>C interface - timing characteristics for fast mode plus (1 MHz)**

Symbol	Parameter	Minimum	Typical	Maximum	Unit
F <sub>I2C</sub>	Operating frequency	0	-	1000	kHz
t <sub>LOW</sub>	Clock pulse width low	0.5	-	-	μs
t <sub>HIGH</sub>	Clock pulse width high	0.26	-	-	
t <sub>SP</sub>	Pulse width of spikes that are suppressed by the input filter	-	-	50	ns
t <sub>BUF</sub>	Bus free time between transmissions	0.5	-	-	μs
t <sub>HD.STA</sub>	Start hold time	0.26	-	-	
t <sub>SU.STA</sub>	Start setup time	0.26	-	-	
t <sub>HD.DAT</sub>	Data in hold time	0	-	0.9	ns
t <sub>SU.DAT</sub>	Data in setup time	50	-	-	
t <sub>R</sub>	SCL/SDA rise time - -	-	-	120	
t <sub>F</sub>	SCL/SDA fall time	-	-	120	μs
t <sub>SU.STO</sub>	Stop set-up time	0.26	-	-	
C <sub>i/o</sub>	Input/output capacitance (SDA)	-	-	10	pF
C <sub>in</sub>	Input capacitance (SCL)	-	-	4	
C <sub>L</sub>	Load capacitance	-	140	550	

**Table 6. I<sup>2</sup>C interface - timing characteristics for fast mode (400 kHz)**

Symbol	Parameter	Minimum	Typical	Maximum	Unit
F <sub>I2C</sub>	Operating frequency	0	-	400	kHz
t <sub>LOW</sub>	Clock pulse width low	1.3	-	-	μs
t <sub>HIGH</sub>	Clock pulse width high	0.6	-	-	
t <sub>SP</sub>	Pulse width of spikes that are suppressed by the input filter	-	-	50	ns
t <sub>BUF</sub>	Bus free time between transmissions	1.3	-	-	μs
t <sub>HD.STA</sub>	Start hold time	0.26	-	-	
t <sub>SU.STA</sub>	Start setup time	0.26	-	-	
t <sub>HD.DAT</sub>	Data in hold time	0	-	0.9	ns
t <sub>SU.DAT</sub>	Data in setup time	50	-	-	
t <sub>R</sub>	SCL/SDA rise time - -	-	-	300	
t <sub>F</sub>	SCL/SDA fall time	-	-	300	μs
t <sub>SU.STO</sub>	Stop set-up time	0.6	-	-	
C <sub>i/o</sub>	Input/output capacitance (SDA)	-	-	10	pF
C <sub>in</sub>	Input capacitance (SCL)	-	-	4	
C <sub>L</sub>	Load capacitance	-	125	400	

**Figure 15. I<sup>2</sup>C timing characteristics**



All timings are measured from either V<sub>IL</sub> or V<sub>IH</sub>.

## 3.2 I<sup>2</sup>C interface - reference registers

The registers shown in the table below can be used to validate the user I<sup>2</sup>C interface.

**Table 7. Reference registers**

Register name	Index	Value
Model_ID	0x010F	0xEB
Module_Type	0x0110	0xAA

*Note:* The I<sup>2</sup>C read/writes can be 8, 16 or 32-bit. Multi-byte reads/writes are always addressed in ascending order with MSB first as shown in the following table.

The customer must use the VL53L4CX software driver for easy and efficient ranging operations to match performance and accuracy criteria. Hence full register details are not exposed. The customer should refer to the VL53L4CX user manual.

**Table 8. 32-bit register example**

Register address	Byte
Address	MSB
Address + 1	-
Address + 2	-
Address + 3	LSB



## 4 Electrical characteristics

### 4.1 Absolute maximum ratings

**Warning:** Stresses above those listed in the following table may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 9. Absolute maximum ratings**

Parameter	Min.	Typ.	Max.	Unit
AVDD	-0.5	-	3.6	V
SCL, SDA, XSHUT and GPIO1				

### 4.2 Recommended operating conditions

There are no power supply sequencing requirements. The I/Os may be high, low or floating when AVDD is applied. The I/Os are internally failsafe with no diode connecting them to AVDD.

**Table 10. Recommended operating conditions**

There are no power supply sequencing requirements. The I/Os may be high, low or floating when AVDD is applied. The I/Os are internally failsafe with no diode connecting them to AVDD.

Parameter	Min.	Typ.	Max.	Unit
Voltage (AVDD)	2.6	2.8	3.5	V
IO (IOVDD) <sup>(1)</sup>	1.6	1.8/2.8	3.5	
Ambient operating temperature range without damage <sup>(2)</sup>	-30	—	85	°C

- XSHUT should be high level only when AVDD is on*
- Performances described in the datasheet are given under 23°C ambient temperature*

### 4.3 ESD

The VL53L4CX is compliant with electrostatic discharge (ESD) values presented in the following table.

**Table 11. ESD performances**

Parameter	Specification	Conditions
Human body model	JS-001-2012	± 2 kV, 1500 Ohms, 100 pF
Charged device model	JESD22-C101	± 500 V

## 4.4 Current consumption

**Table 12. Power consumption at ambient temperature**

All current consumption values include silicon process variations. Temperature and voltage are nominal conditions (23°C and 2v8). All values include AVDD and AVDDVCSEL.

Parameter	Min.	Typ.	Max.	Unit
HW STANDBY	3	5	7	μA
SW STANDBY	4	6	9	
Active ranging average consumption (including VCSEL) <sup>(1) (2)</sup>		19	21	mA

1. Active ranging is an average value, measured using default driver settings.
2. Peak current (including VCSEL) can reach 40 mA

## 4.5 Digital input and output

**Table 13. Digital I/O electrical characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Interrupt pin (GPIO1)					
VIL	Low level input voltage	—	—	0.3 IOVDD	V
VIH	High level input voltage	0.7 IOVDD		—	
VOL	Low level output voltage (IOUT = 4 mA)	—		0.4	
VOH	High level output voltage (IOUT = 4 mA)	IOVDD-0.4		—	
FGPIO	Operating frequency (CLOAD = 20 pF)	0		108	MHz
I2C interface (SDA/SCL)					
VIL	Low level input voltage	-0.5	—	0.6	V
VIH	High level input voltage	1.12		IOVDD+0.5	
VOL	Low level output voltage (IOUT = 4 mA)	—		0.4	
IIL/IH	Leakage current <sup>(1)</sup>	—		10	
	Leakage current <sup>(2)</sup>	—		0.15	μA

1. AVDD = 0 V
2. AVDD = 2.85 V; I/O voltage = 1.8 V

## 5 Ranging performances

### 5.1 Measurement conditions

In all the measurement tables of this document, it is considered that:

- All ranging performances are measured with the target covering the full FoV.
- Charts used as targets are: gray (17% reflectance, N4.74 Munsell) and white (88% reflectance N9.5 Munsell).
- Nominal voltage is 2.8 V and temperature is 23°C.
- The device is controlled through the driver using the default settings (refer to the user manual for driver settings description).
- Indoor (no IR) means there is no contribution of light in the band 940 nm ± 30 nm
- Outdoor overcast corresponds to an ambient light level of 10 kcps/SPAD. For reference, this corresponds to a 1.2 W/m<sup>2</sup> at 940 nm following the AM1.5G spectrum and is equivalent to 5 kLux daylight as reflected by a gray 17% chart at 40 cm.
- No cover glass is present.
- Typical samples are used.
- Offset correction made at 100 mm from sensor with gray 17% target.

### 5.2 Minimum ranging distance

The minimum detection distance is 0 mm. The minimum ranging distance with a linear response is 10 mm.

### 5.3 Maximum ranging distance

The following table shows the ranging specification for the VL53L4CX bare module, without cover glass, at room temperature (23°C), with nominal voltage (2.8 V) and full FoV covered.

**Table 14. Max. ranging capabilities with 33 ms timing budget**

Target reflectance level, full FoV (reflectance %)	Indoor (detection rate %)	Outdoor overcast (detection rate %)
White target (88%)	Typical: 5000 mm @ 90% min Typical: 6000 mm @ 50% min	Typical: 1600 mm @ 90% min Typical: 1800 mm @ 50% min
Light gray target (54%)	Typical: 4200 mm @ 90% min Typical: 4600 mm @ 50% min	Typical: 1400 mm @ 90% min Typical: 1600 mm @ 50% min
Gray target (17%)	Typical: 2100 mm @ 90% min Typical: 2500 mm @ 50% min	Typical: 1100 mm @ 90% min Typical: 1300 mm @ 50% min


Detection rate is a statistical value indicating the worst case percentage of measurements that return a valid ranging. For example, taking 1000 measurements with 90% detection rate gives 900 valid distances. The 100 other distances may be outside of the specification and are flagged with an error status.

*Note: The ranging distances reported in the table are the ones reported by the driver by the parameter called RangeMilliMeter.*

## 5.4 Ranging accuracy

The figure below illustrates how range accuracy is defined over distance.

**Figure 16. Ranging accuracy vs. distance**



The ranging accuracy is a direct evaluation of the measurement error, including offset errors and output noise. At least 90% of the ranging values are within the declared ranges. This quality indicator includes measure-to-measure and part-to-part dispersion.

**Table 15. Typical ranging accuracy with 33 ms timing budget**

Target reflectance level, full FoV	Distance (mm)	Indoor (no infrared)	Outdoor overcast
White target (88%)	10-110	± 8 mm	± 9 mm
	>110	± 3%	± 5%
Lite gray target (54%)	10-110	± 8 mm	± 9 mm
	>110	± 4%	± 6%
Gray target (17%)	10-110	± 7 mm	± 8 mm
	>110	± 5%	± 8%

## 5.5 Ranging drift with temperature

When the temperature increases, the ranging value is affected by an offset of 1.3 mm per degree Celsius change.

This value is an offset and not a gain, and it does not depend on the target distance.

The device embeds a feature that allows to compensate the temperature variation effect.

When the ranging is started, a self-calibration is performed once and this allows to remove the ranging drift.

In order to get the most accurate performances, perform a self-calibration when temperature varies. To self-calibrate, call the functions “stop” and “start”, in sequence.

## 6 Outline drawings

STMicroelectronics delivers any of the two alternative dual source cap assemblies as detailed in the drawings below. Both versions are transparent for the customer, since the pad and substrate design are identical for both versions and have no impact on customer PCB design. Ranging performances, reflow, and technical parameters are identical for all module designs presented in the figures below.

Figure 17. Outline drawing (page 1/4)




Figure 18. Outline drawing (page 2/4)




Figure 19. Outline drawing (page 3/4)







Figure 20. Outline drawing with liner (page 4/4)




## 7 Field of view (FoV) and field of illumination (Fol)

The Rx (or collector) exclusion zone includes all module assembly tolerances and is used to define the cover window dimensions. The cover window opening must be equal to or wider than the exclusion zone.

The detection volume represents the applicative or system FoV in which a target is detected, and a distance measured. It is determined by the Rx lens or the Rx aperture, and is narrower than the exclusion zone.

**Figure 21. System FoV and exclusion zone description (not to scale)**



**Table 16. FoV angles**


Setting	Target at 100 mm (white 88%)	Target at 1000 mm (white 88%)
Detection volume (°)	22°	18°
Collector exclusion cone (°)	25°	25°

*Note:* Detection volume depends on the environment and sensor configuration as well as target distance, reflectance, ambient light level, sensor timing budget, distance mode, and tuning parameters.

*Note:* The detection volume of Table 16. FoV angles has been measured with a white 88% reflectance perpendicular target in full FoV, located at 100 mm and 1000 mm from the sensor, without ambient light (dark conditions), using the default driver configuration.

The VCSEL Fol is shown in the figure below. The X-axis is 16° and the Y-axis is 16° (1/e<sup>2</sup>).

**Figure 22. VL53L4CX Fol**



## 8 Laser safety considerations

The VL53L4CX contains a laser emitter and corresponding drive circuitry. The laser output is designed to remain within Class 1 laser safety limits under all reasonably foreseeable conditions including single faults in compliance with IEC 60825-1:2014 (third edition).

The laser output remains within Class 1 limits as long as STMicroelectronics's recommended device settings are used and the operating conditions specified are respected (particularly the maximum timing budget, as described in the user manual (UM2923).


The laser output power must not be increased by any means and no optics should be used with the intention of focusing the laser beam.

**Caution:** Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Figure 23. Class 1 laser product label 1



Figure 24. Class 1 laser product label 2



The VL53L4CX complies with IEC 60825:2014. The VL53L4CX also complies with EN 60825-1:2014, including EN 60825-1:2014/A11:2021 and EN 50689:2021.

## 9 Packaging and labeling

### 9.1 Product marking

A two line product marking is applied on the backside of the module (i.e. on the substrate). The first line is the silicon product code, and the second line, the internal tracking code.

Figure 25. Example of prototype marking



### 9.2 Inner box labeling

The labeling follows the ST standard packing acceptance specification.

The following information will be on the inner box label:

- Assembly site
- Sales type
- Quantity
- Trace code
- Marking
- Bulk ID number

### 9.3 Packing

At customer or subcontractor level, it is recommended to mount the VL53L4CX in a clean environment to avoid foreign material deposition.


To help avoid any foreign material contamination at phone assembly level the modules is shipped in a tape and reel format. The tape is described in [Figure 26. Tape outline drawing](#).

The packaging is vacuum sealed and includes a desiccant.

The liner is compliant with reflow at 260°C. It must be removed during assembly of the customer device, just before mounting the cover glass.

## 9.4 Tape outline drawing

Figure 26. Tape outline drawing



## 9.5 Pb-free solder reflow process

Table 17. Recommended solder profile and Figure 27. Solder profile show the recommended and maximum values for the solder profile.

Customers have to tune the reflow profile depending on the PCB, solder paste and material used. We expect customers to follow the recommended reflow profile, which is specifically tuned for VL53L4CX package.


For any reason, if a customer must perform a reflow profile which is different from the recommended one (especially peak >240°C), this new profile must be qualified by the customer at their own risk. In any case, the profile must be within the “maximum” profile limit described in the following table.

*Note:* Temperature mentioned in the following table are measured at the top of the VL53L4CX package.

**Table 17. Recommended solder profile**

Parameters	Recommended	Maximum	Unit
Minimum temperature (TS min)	130	150	°C
Maximum temperature (TS max)	200	200	
Time ts (TS min to TS max)	90-110	60-120	s
Temperature (TL)	217	217	°C
Time (tL)	55-65	55-65	s
Ramp up	2	3	°C/s
Temperature (Tp-10)	-	250	°C
Time (tp-10)		10	s
Ramp up		3	°C/s
Peak temperature (Tp)	240	260 max	°C
Time to peak	30	300	s
Ramp down (peak to Tl)	-4	-6	°C/s

**Figure 27. Solder profile**



*Note:* The component should be limited to a maximum of three passes through this solder profile.

*Note:* As the VL53L4CX package is not sealed, only a dry reflow process should be used (such as convection reflow). Vapor phase reflow is not suitable for this type of optical component.

*Note:* The VL53L4CX is an optical component and as such, it should be treated carefully. This would typically include using a ‘no wash’ assembly process.

## 9.6 Handling and storage precautions

### 9.6.1 Shock precaution

Sensor modules house numerous internal components that are susceptible to shock damage. If a unit is subject to excessive shock, is dropped on the floor, or a tray/reel of units is dropped on the floor, it must be rejected, even if no apparent damage is visible.

### 9.6.2 Part handling

Handling must be done with non-marring ESD safe carbon, plastic, or teflon tweezers. Ranging modules are susceptible to damage or contamination. The customer is advised to use a clean assembly process after removing the tape from the parts, and until a protective cover glass is mounted.

### 9.6.3 Compression force

A maximum compressive load of 25 N should be applied on the module.

### 9.6.4 Moisture sensitivity level

Moisture sensitivity is level 3 (MSL) as described in IPC/JEDEC JSTD-020-C.

## 9.7 Storage temperature conditions

**Table 18. Recommended storage conditions**

Parameter	Min.	Typ.	Max.	Unit
Temperature (storage)	-40	23	85	°C

## 10 Package information

---

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.



## 11 Ordering information

**Table 19. Order codes**

Order codes	Package	Packing	Minimum order quantity
VL53L4CXV0DH/1	Optical LGA12	Tape and reel	4500 pcs

## 12 Acronyms and abbreviations

Acronym/abbreviation	Definition
AF	autofocus
API	application programming interface
ESD	electrostatic discharge
FoV	field of view
I <sup>2</sup> C	inter-integrated circuit (serial bus)
MSB	most significant bit
PDAF	phase-detection autofocus
SCL	serial clock line
SDA	serial data line
SPAD	single photon avalanche diode
ToF	Time-of-Flight
VCSEL	vertical cavity surface emitting laser

## Revision history

**Table 20. Document revision history**

Date	Version	Changes
05-Nov-2021	1	Initial release
21-Mar-2022	2	Updated <a href="#">Figure 26</a> . Tape outline drawing
29-Jun-2022	3	Updated <a href="#">Figure 13</a> . Data format (sequential write)
24-Nov-2022	4	Added <a href="#">Figure 23</a> . Class 1 laser product label 1 Updated <a href="#">Figure 24</a> . Class 1 laser product label 2 Added laser compliancy references (IEC 60825:2014, EN 60825-1:2014, EN 60825-1:2014/A11:2021, and EN 50689:2021).

## Contents

<b>1</b>	<b>Product overview</b>	<b>3</b>
1.1	Technical specification	3
1.2	System block diagram	3
1.3	Device pinout	4
1.4	Application schematic	5
<b>2</b>	<b>Functional description</b>	<b>7</b>
2.1	System functional description	7
2.2	State machine description	8
2.3	Customer manufacturing calibration flow	8
2.4	Device programming and control	8
2.5	Ranging mode description	9
2.6	Digital processing and reading the results	9
2.7	Reading the results	10
2.8	Power sequence	10
2.9	Ranging sequence	11
2.10	Handshake management	11
<b>3</b>	<b>Control interface</b>	<b>12</b>
3.1	I <sup>2</sup> C interface - timing characteristics	14
3.2	I <sup>2</sup> C interface - reference registers	16
<b>4</b>	<b>Electrical characteristics</b>	<b>17</b>
4.1	Absolute maximum ratings	17
4.2	Recommended operating conditions	17
4.3	ESD	17
4.4	Current consumption	18
4.5	Digital input and output	18
<b>5</b>	<b>Ranging performances</b>	<b>19</b>
5.1	Measurement conditions	19
5.2	Minimum ranging distance	19
5.3	Maximum ranging distance	19
5.4	Ranging accuracy	20
5.5	Ranging drift with temperature	21
<b>6</b>	<b>Outline drawings</b>	<b>22</b>
<b>7</b>	<b>Field of view (FoV) and field of illumination (Fol)</b>	<b>26</b>
<b>8</b>	<b>Laser safety considerations</b>	<b>27</b>

---

<b>9</b>	<b>Packaging and labeling</b>	<b>28</b>
9.1	Product marking	28
9.2	Inner box labeling	28
9.3	Packing	28
9.4	Tape outline drawing	29
9.5	Pb-free solder reflow process	30
9.6	Handling and storage precautions	31
9.6.1	Shock precaution	31
9.6.2	Part handling	31
9.6.3	Compression force	31
9.6.4	Moisture sensitivity level	31
9.7	Storage temperature conditions	31
<b>10</b>	<b>Package information</b>	<b>32</b>
<b>11</b>	<b>Ordering information</b>	<b>33</b>
<b>12</b>	<b>Acronyms and abbreviations</b>	<b>34</b>
	<b>Revision history</b>	<b>35</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved