

CRYSTAL OSCILLATOR

PROGRAMMABLE OUTPUT : CMOS

SG-8002 series

•Frequency range : 1 MHz to 125 MHz •Supply voltage : 3.0 V / 3.3 V / 5.0 V

Function : Output enable(OE) or Standby(ST)

•Short mass production lead time by PLL technology.

•SG-Writer available to purchase,

please contact Epson or local sales representative.



Specifications (characteristics)

ltom	Symbol	Specifications *2			Conditions / Remarks	
Item		PT / ST	PH/SH	PC / SC	Conditions / Remarks	
	fo	1 MHz to 125 MHz		_	Vcc = 4.5 V to 5.5 V	
Output frequency range		_	_		Vcc = 3.0 V to 3.6 V	
		_			V = V = 2.7 V to 3.6 V	
Supply voltage	Vcc		/ to 5.5 V	2.7 V to 3.6 V		
		-55 °C to +125 °C (SG-8002CA / JA / DC)				
Storage temperature	T_stg	-55 °C to +100 °C (SG-8002JC)			Storage as single product.	
			°C to +125 °C (SG			
Operating temperature*1	T_use		C to +70 °C / -40 °C			
Frequency tolerance	f_tol		: ±50 × 10 ⁻⁶ , C: ±100		-20 °C to +70 °C	
requericy tolerance	1_101	M: ±1	100 × 10 ⁻⁶	M: $\pm 100 \times 10^{-6}$	-40 °C to +85 °C (except SG-8002JC) *3	
			(. (SG-8002CE)			
Current consumption	Icc	_	nA Max.	28 mA Max.	No load condition, Max. frequency	
			A/JC/JA/DC)			
Output disable current	I_dis	30 r	nA Max.	16 mA Max.	OE=GND (PT.PH,PC)	
Stand-by current	I_std		50 μA Max.		ST =GND (ST,SH,SC)	
	SYM	40 % to 60 %			TTL load: 1.4 V, Max. load condition	
Symmetry *1		45 % to 55 %			11 L load. 1.4 V, Max. load collulion	
-,		_ 40 % to 60 %		0 60 %	CMOS load:50 % Vcc level, Max. load condition	
		— 45 % to 55 %		o 55 %		
Output voltage	Voн	Vcc -0.4 V Min.			Iон=-16 mA (РТ,ST,PH,SH) , -8 mA (РС,SС)	
Output voltage	Vol	0.4 V Max.			IoL=16 mA (PT,ST,PH,SH) , 8 mA (PC,SC)	
Output load condition	L_TTL	5 TTL Max.	-	<u> </u>	Max. frequency and Max. Supply voltage (SG-8002CE / CA / JA / DC)	
(TTL) *1		5 TTL Max.	-	<u> </u>	fo ≤ 90 MHz and Max. Supply voltage (SG-8002JC)	
Output load condition	L_CMOS	15 pF Max.			Max. frequency and Max. Supply voltage (SG-8002CE / JC)	
(CMOS) *1		15 pF Max.	25 pF Max	15 pF Max.	Max. frequency and Max. Supply voltage (SG-8002CA / JA / DC)	
Input voltage	VIH	2.0 V Min.		70 % Vcc Min.	OE terminal or ST terminal	
Input voltage	VIL	0.8 V Max.		20 % Vcc Max.		
Rise / Fall time *1	tr/ tf	4 ns Max. —		_	TTL load: 0.4 V to 2.4 V level	
Kise / Fall liffle * I		— 3 ns Max.		Max.	CMOS load: 20 % Vcc to 80 % Vcc level	
Start-up time	t_str		10 ms Max.		Time at minimum supply voltage to be 0 s	
Frequency aging	f_aging		±5 × 10 ⁻⁶ / year M	ax.	+25 °C, Vcc=5.0 V/ 3.3 V (PC,SC) First year	

^{*1} Please refer to "Outline specifications" page for information regarding; operating temperature, available frequencies, symmetry, output load conditions and rise/fall time.


*2 Please refer to "Jitter specifications and characteristics chart" page for PLL-PLL connection & Jitter specification.


^{*3} Please refer to "Outline specifications" for availability of tolerance "M". A "Frequency checking" program on the Seiko Epson website is also available.




External dimensions and Recommended footprint

(Unit:mm)







Note.

OE Pin (PT, PH, PC)

OE Pin = "H" or "open": Specified frequency output.

OE Pin = "L": Output is high impedance.

ST Pin (ST, SH, SC)

ST Pin = "H" or "open": Specified frequency output.

ST Pin = "L": Output is low level (weak pull - down), oscillation stops.


٦in	map


Pin ma	ρ
Pin	Connection
1	OE or ST
2	GND
3	OUT
4	Vcc

To maintain stable operation, provide a 0.01uF to 0.1uF by-pass capacitor at a location as near as possible to the power source terminal of the crystal product (between Vcc - GND).

External dimensions and Recommended footprint (Continued)

(Unit:mm)





Note.

OE Pin (PT, PH, PC)

OE Pin = "H" or "open": Specified frequency output.

OE Pin = "L": Output is high impedance.

ST Pin (ST, SH, SC)

ST Pin = "H" or "open": Specified frequency output.

ST Pin = "L": Output is low level (weak pull - down), oscillation stops.

Pin map Pin Connection OE or $\overline{\rm ST}$ 1 GND OUT 4 Vcc

Pin map: SG-8002DC Pin Connection 1 OE or $\overline{\rm ST}$

GND 4 OUT 8 Vcc

To maintain stable operation, provide a 0.01uF to 0.1uF by-pass capacitor at a location as near as possible to the power source terminal of the crystal product (between Vcc - GND).

Products number

(Please contact us for each product.)

SG-8002CE: Q3321CExxxxxx00 SG-8002CA: Q3309CAx0xxxx00 SG-8002JA: Q3306JAx2xxxx00

SG-8002JC: SG-8002DC: Q3307JCx2xxxx00 Q3204DCx2xxxx00



SG-8002 Series Outline of specifications

Mod	el	Supply volt- age	Operating temperature	Output load condition	Symmetry	Output rise time / Output fall time
	PT/ST	4.5 V to	-20 °C to +70 °C -40 °C to +85 °C	5TTL+15pF	40 % to 60 % (1.4 V, L_TTL=5 TTL+15 pF, f0≤125 MHz) 45 % to 55 % (1.4 V, L_TTL=5 TTL+15 pF, f0≤66.7 MHz) 45 % to 55 % (1.4 V, L_TTL=5 TTL+15 pF, f0≤27.0 MHz)	2.0 ns Max. (0.8 V to 2.0 V,L_TTL=Max.) 4.0 ns Max. (0.4 V to 2.4 V,L_TTL=Max.)
SG-8002CE	PH/SH	5.5 V	-20 °C to +70 °C -40 °C to +85 °C	15 pF (f0≤125 MHz) 25 pF (f0≤100 MHz) 25 pF (f0≤27 MHz)	40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤125 MHz) 45 % to 55 % (50 % VCC, L_CMOS=25 pF, f0≤66.7 MHz) 45 % to 55 % (50 % VCC, L_CMOS=25 pF, f0≤27.0 MHz)	3.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS=Max.)
	PC/SC	3.0 V to 3.6 V 2.7 V to 3.6 V	-40 °C to +85 °C	15 pF	40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤125 MHz) 45 % to 55 % (50 % VCC, L_CMOS=15 pF, f0≤40 MHz) 40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤66.7 MHz)	-3.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS=Max.)
	PT/ST		-20 °C to +70 °C	5TTL+15pF (f0≤125 MHz) 25 pF (f0≤66.7 MHz)	↑ (1.4 V, L_CMOS=25 pF, f0≤66.7 MHz) 45 % to 55 % (1.4 V, L_TTL=5 TTL+15 pF, f0≤66.7 MHz)	2.0 ns Max. (0.8 V to 2.0 V,L_CMOS or L_TTL=Max.) 4.0 ns Max. (0.4 V to 2.4 V,L_CMOS or L_TTL=Max.)
SG-8002CA		4.5 V to 5.5 V	-40 °C to +85 °C	5 TTL+15 pF (f0≤40 MHz) 15 pF (f0≤55 MHz)	40 % to 60 % (1.4 V, L_CMOS=15 pF, f0≤55.0 MHz) 45 % to 55 % (1.4 V, L_TTL=5 TTL+15 pF, f0≤40.0 MHz) 40 % to 60 % (50 % VCC, L CMOS=25 pF, f0≤125 MHz)	
SG-8002JA	PH/SH	3.5 V	-20 °C to +70 °C	25 pF (f0≤125 MHz) 50 pF (f0≤66.7 MHz)	↑ (50 % VCC, L_CMOS=50 pF, f0≤66.7 MHz) 45 % to 55 % (50 % VCC, L_CMOS=25 pF, f0≤66.7 MHz)	3.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS≤25pF) 4.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS=Max.)
SG-8002DC			-40 °C to +85 °C	15 pF (f0≤55 MHz) 25 pF (f0≤40 MHz)	40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤55.0 MHz) 45 % to 55 % (50 % VCC, L_MOS=25 pF, f0≤40.0 MHz)	-1.0 Tild Illian. (20 % 000 to 00 % 000,E_0Illian.)
	PC/SC	3.0 V to 3.6 V 2.7 V to 3.6 V	-40 °C to +85 °C	15 pF 30 pF (f0≤40 MHz) 15 pF	40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤125 MHz) 45 % to 55 % (50 % VCC, L_CMOS=30 pF, f0≤40 MHz) 40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤66.7 MHz)	3.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS≤15pF) 4.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS=Max.)
	PT/ST	4.5 V to	-20 °C to +70 °C	5TTL+15 pF (f0≤90 MHz) 15 pF (f0≤125 MHz) 25 pF (f0≤66.7 MHz)	40 % to 60 % (1.4 V,L_CMOS=15 pF, f0≤125 MHz) ↑ (1.4 V,L_TTL=5 TTL+15 pF, f0≤90.0 MHz) ↑ (1.4 V,L_CMOS=25 pF, f0≤66.7 MHz) 45 % to 55 % (1.4 V,L_TTL=5 TTL+15 pF, f0≤66.7 MHz)	2.0 ns Max. (0.8 V to 2.0 V,L_CMOS or L_TTL=Max.) 4.0 ns Max. (0.4 V to 2.4 V,L_CMOS or L_TTL=Max.)
SG-8002JC	PH/SH	5.5 V	-20 C 10 +70 C	15 pF (f0≤125 MHz) 25 pF (f0≤90 MHz) 50 pF (f0≤66.7 MHz)	40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤125 MHz) ↑ (50 % VCC, L_CMOS=25 pF, f0≤90 MHz) ↑ (50 % VCC, L_CMOS=50 pF, f0≤50 MHz) 45 % to 55 % (50 % VCC, L_CMOS=25 pF, f0≤66.7 MHz)	3.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS≤25pF) 4.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS=Max.)
	PC/SC	3.0 V to 3.6 V 2.7 V to 3.6 V	-20 °C to +70 °C	15 pF 30 pF (f0≤40 MHz) 15 pF	40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤125 MHz) 45 % to 55 % (50 % VCC, L_CMOS=30 pF, f0≤40 MHz) 40 % to 60 % (50 % VCC, L_CMOS=15 pF, f0≤66.7 MHz)	3.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS≤15pF) 4.0 ns Max. (20 % VCC to 80 % VCC,L_CMOS=Max.)

Supply voltage

T,H 5.0 V Typ.

3.0 / 3.3 V Typ.

Product Name (Standard form)

SG-8002 CE 125.000000MHz S C C (1) (3) (4) (6) (6)

Model Package type Frequency

 Function (Proportion (Propo

④Function (P: Output enable, S:Standby)

Supply voltageFrequency tolerance / Operating temperatureAs per table below.

©Frequency tolerance / Operating temperature				
В	±50 × 10 ⁻⁶ / -20 to +70°C			
С	±100 × 10 ⁻⁶ / -20 to +70°C			
М	$\pm 100 \times 10^{-6}$ / -40 to +85°C			

► TABLE OF FREQUENCY RANGE*

Model(1), 2)	Function, Supply voltage(4), 5)	Supply voltage(⑤)	Frequency(3)	Frequency tolerance / Operating Temperature(⑥)	
	PT/ ST	4.5 V to 5.5 V	1.0 MHz to 125 MHz	B,C	
SG-8002CE	PH/ SH		1.0 MHz to 27 MHz	M	
3G-8002CE	PC/SC	3.0 V to 3.6 V	1.0 MHz to 125 MHz	D.O.W.	
	PC/SC	2.7 V to 3.6 V	1.0 MHz to 66.7 MHz	B,C,M	
00 000004	PT/ ST	4.5 V to 5.5 V	1.0 MHz to 125 MHz	B,C	
SG-8002CA SG-8002JA	PH/ SH		1.0 MHz to 55 MHz	M	
SG-8002JA SG-8002DC	PC/ SC	3.0 V to 3.6 V	1.0 MHz to 125 MHz	B,C,M	
SG-8002DC		2.7 V to 3.6 V	1.0 MHz to 66.7 MHz		
00 0000 10	PT/ ST PH/ SH	4.5 V to 5.5 V	1.0 MHz to 125 MHz	B,C	
SG-8002JC	PC/ SC	3.0 V to 3.6 V	1.0 MHz to 125 MHz	B,C	
	FU/30	2.7 V to 3.6 V	1.0 MHz to 66.7 MHz	D,C	



SG-8002 series Jitter specifications and characteristics chart

■PLL-PLL connection

The SG-8002 series contains a PLL circuit and there are a few cases where the jitter value may be increased when this product is connected to another PLL oscillator (cascading connection). We do not recommend this series for analog video clock use and telecommunication synchronization. Please check in advance if the SG-8002 series jitter is acceptable to your application. (Jitter specification of the SG-8002 series is max.250 ps/CL=15 pF)


Jitter Specifications


Model	Supply Voltage	Jitter Item	Specifications	Remarks
PT / PH ST / SH	5.0 V ±0.5 V	Cycle to cycle	150 ps Max.	33 MHz \leq f ₀ \leq 125 MHz, L_CMOS=15 pF
			200 ps Max.	1.0 MHz \leq f ₀ $<$ 33 MHz, L_CMOS=15 pF
		Peak to peak	200 ps Max.	33 MHz \leq f ₀ \leq 125 MHz, L_CMOS=15 pF
			250 ps Max.	1.0 MHz \leq f ₀ $<$ 33 MHz, L_CMOS=15 pF
SC / PC	3.3 V ±0.3 V	Cycle to cycle	200 ps Max.	1.0 MHz \leq f ₀ \leq 125 MHz, L_CMOS=15 pF
		Peak to peak	250 ps Max.	1.0 MHz \leq f ₀ \leq 125 MHz, L_CMOS=15 pF


■Remarks on noise management for power supply line

It is not recommended to insert filters or other devices in the power supply line as a counter measure for EMI noise reduction. This may cause high-frequency impedance of the power supply line and negatively affect stable oscillation. When using this measure please evaluate the circuitry and device behavior in the circuit to verify and effects on oscillation. Start up time (0 % Vcc to 90 % Vcc) of power source should be more than 150 µs.

■SG-8002 series Characteristics chart







PROMOTION OF ENVIRONMENTAL MANAGEMENT SYSTEM CONFORMING TO INTERNATIONAL STANDARDS

At Seiko Epson, all environmental initiatives operate under the Plan-Do-Check-Action (PDCA) cycle designed to achieve continuous improvements. The environmental management system (EMS) operates under the ISO 14001 environmental management standard.

All of our major manufacturing and non-manufacturing sites, in Japan and overseas, completed the acquisition of ISO 14001 certification.

ISO 14000 is an international standard for environmental management that was established by the International Standards Organization in 1996 against the background of growing concern regarding global warming, destruction of the ozone layer, and global deforestation.

WORKING FOR HIGH QUALITY

In order provide high quality and reliable products and services than meet customer needs.

Seiko Epson made early efforts towards obtaining ISO9000 series certification and has acquired ISO9001 for all business establishments in Japan and abroad. We have also acquired ISO/TS 16949 certification that is requested strongly by major automotive manufacturers as standard.

ISO/TS16949 is the international standard that added the sector-specific supplemental requirements for automotive industry based on ISO9001.

Explanation of the mark that are using it for the catalog



►Pb free.



- ► Complies with EU RoHS directive.
 - *About the products without the Pb-free mark.

 Contains Pb in products exempted by EU RoHS directive.

 (Contains Pb in sealing glass, high melting temperature type solder or other.)



▶ Designed for automotive applications such as Car Multimedia, Body Electronics, Remote Keyless Entry etc.



▶ Designed for automotive applications related to driving safety (Engine Control Unit, Air Bag, ESC etc).

Notice

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied data, circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of customer damage or infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of
 weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to
 any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.
 - / Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.
- All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.