# STGIPS14K60T-H



## SLLIMM<sup>™</sup> small low-loss intelligent molded module IPM, 3-phase inverter, 14 A, 600 V short-circuit rugged IGBT

Applications

machines

Description

3-phase inverters for motor drives


This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuit-rugged IGBT system technology, this device is

is a trademark of STMicroelectronics.

ideal for 3-phase inverters in applications such as home appliances and air conditioners. SLLIMM<sup>™</sup>

Home appliances, such as washing machines, refrigerators, air conditioners and sewing

Datasheet - production data



## Features

- IPM 14 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Short-circuit rugged IGBTs
- V<sub>CE(sat)</sub> negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull-down / pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Shutdown function
- DBC substrate leading to low thermal resistance
- Isolation rating of 2500 Vrms/min
- 4.7 kΩ NTC for temperature control
- UL recognized: UL1557 file E81734

### Table 1. Device summary

Order code	Marking	Package	Packing
STGIPS14K60T-H	GIPS14K60T-H	SDIP-25L	Tube

April 2015

DocID024476 Rev 3

1/19

This is information on a product in full production.

# Contents

1	Inter	nal block diagram and pin configuration
2	Elec	trical ratings
	2.1	Absolute maximum ratings 5
	2.2	Thermal data
3	Elec	trical characteristics7
	3.1	Control part
		3.1.1 NTC thermistor
	3.2	Waveform definitions 12
4	Арр	lications information13
	4.1	Recommendations 14
5	Pacl	age information
	5.1	SDIP-25L package information15
	5.2	Packing information 17
6	Revi	sion history



### 1

# Internal block diagram and pin configuration





Figure 1. Internal block diagram



Pin n°	Symbol	Description
1	OUT <sub>U</sub>	High side reference output for U phase
2	V <sub>boot U</sub>	Bootstrap voltage for U phase
3	LINU	Low side logic input for U phase
4	HINU	High side logic input for U phase
5	V <sub>CC</sub>	Low voltage power supply
6	OUT <sub>V</sub>	High side reference output for V phase
7	V <sub>boot V</sub>	Bootstrap voltage for V phase
8	GND	Ground
9	LIN <sub>V</sub>	Low side logic input for V phase
10	HINV	High side logic input for V phase
11	OUT <sub>W</sub>	High side reference output for W phase
12	V <sub>boot W</sub>	Bootstrap voltage for W phase
13	LIN <sub>W</sub>	Low side logic input for W phase
14	HIN <sub>W</sub>	High side logic input for W phase
15	SD	Shut down logic input (active low)
16	T1	NTC thermistor terminal
17	N <sub>W</sub>	Negative DC input for W phase
18	W	W phase output
19	Р	Positive DC input
20	N <sub>V</sub>	Negative DC input for V phase
21	V	V phase output
22	Р	Positive DC input
23	NU	Negative DC input for U phase
24	U	U phase output
25	Р	Positive DC input

Table 2. Pin description

### Figure 2. Pin layout (bottom view)





## 2 Electrical ratings

## 2.1 Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>PN</sub>	Supply voltage applied between P - $N_U$ , $N_V$ , $N_W$	450	V
V <sub>PN(surge)</sub>	Supply voltage (surge) applied between P - $\rm N_U,$ $\rm N_V,$ $\rm N_W$	500	V
V <sub>CES</sub>	Each IGBT collector emitter voltage ( $V_{IN}^{(1)} = 0$ )	600	V
$\pm I_{C}^{(2)}$	Each IGBT continuous collector current at $T_{C} = 25^{\circ}C$	14	А
$\pm I_{CP}^{(3)}$	Each IGBT pulsed collector current	30	А
P <sub>TOT</sub>	Each IGBT total dissipation at $T_{C} = 25^{\circ}C$	42	W
t <sub>scw</sub>	Short-circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ T <sub>j</sub> = 125 °C, $V_{CC} = V_{boot}$ = 15 V, $V_{IN (1)}$ = 5 V	5	μs

#### Table 3. Inverter part

1. Applied between  $HIN_{i},\,LIN_{i}$  and  $G_{ND}$  for i = U, V, W.

2. Calculated according to the iterative formula:

$$I_{C}(T_{C}) = \frac{T_{j(max)} - T_{C}}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_{C}(T_{C}))}$$

3. Pulse width limited by max junction temperature.

### Table 4. Control part

Symbol	Parameter	Min.	Max.	Unit
V <sub>OUT</sub>	Output voltage applied between $OUT_U$ , $OUT_V$ , $OUT_V$ , $OUT_W$ - GND	V <sub>boot</sub> - 21	V <sub>boot</sub> + 0.3	V
V <sub>CC</sub>	Low voltage power supply	- 0.3	21	V
V <sub>boot</sub>	Bootstrap voltage	- 0.3	620	V
V <sub>IN</sub>	Logic input voltage applied between HIN, LIN and GND	- 0.3	15	V
V <sub>SD</sub>	Open drain voltage	- 0.3	15	V
dV <sub>OUT</sub> /dt	Allowed output slew rate		50	V/ns

#### Table 5. Total system

Symbol	Parameter	Value	Unit
V <sub>ISO</sub>	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 sec.)	2500	V
Т <sub>С</sub>	Module case operation temperature	-40 to 125	°C
TJ	Power chips operating junction temperature	-40 to 150	°C



## 2.2 Thermal data

Symbol	Parameter	Value	Unit
D	Thermal resistance junction-case single IGBT max.	3.0	°C/W
$R_{thJC}$	Thermal resistance junction-case single diode max.	5.5	°C/W

### Table 6. Thermal data



# 3 Electrical characteristics

 $T_J = 25$  °C unless otherwise specified.

Symbol	Parameter	Test conditions		Value		Unit
Symbol	Parameter		Min.	Тур.	Max.	Unit
N	Collector-emitter saturation voltage	$V_{CC} = V_{boot} = 15 V,$ $V_{IN}^{(1)} = 5 V,$ $I_{C} = 7 A$	-	2.1	2.5	V
VCE(sat)		$V_{CC} = V_{boot} = 15 V,$ $V_{IN}^{(1)} = 5 V,$ $I_C = 7 A, T_j = 125 °C$	-	1.8		V
I <sub>CES</sub>	Collector-cut off current (V <sub>IN</sub> <sup>(1) = 0 "logic state")</sup>	V <sub>CE</sub> = 550 V V <sub>CC</sub> = V <sub>boot</sub> = 15 V	-		150	μA
V <sub>F</sub>	Diode forward voltage	$(V_{IN}^{(1)} = 0$ "logic state"), I <sub>C</sub> = 7 A	-		2.1	V
Inductive	load switching time and e	energy				
t <sub>on</sub>	Turn-on time		-	270	-	
t <sub>c(on)</sub>	Crossover time (on)		-	130	-	
t <sub>off</sub>	Turn-off time	V <sub>DD</sub> = 300 V,	-	520	-	ns
t <sub>c(off)</sub>	Crossover time (off)	$V_{CC} = V_{boot} = 15 V,$ $V_{IN}^{(1)} = 0 \div 5 V$	-	140	-	
t <sub>rr</sub>	Reverse recovery time	$I_{\rm C} = 7 \text{ A} \text{ (see Figure 4)}$	-	130	-	
E <sub>on</sub>	Turn-on switching losses		-	150	-	1
E <sub>off</sub>	Turn-off switching losses		-	110	-	μJ

Table	7.	Inverter	part
-------	----	----------	------

1. Applied between  $HIN_i$ ,  $LIN_i$  and GND for i = U, V, W.

Note:  $t_{ON}$  and  $t_{OFF}$  include the propagation delay time of the internal drive.  $t_{C(ON)}$  and  $t_{C(OFF)}$  are the switching time of IGBT itself under the internally given gate driving condition.






Figure 3. Switching time test circuit








Figure 4 "Switching time definition" refers to HIN, LIN inputs (active high).



## 3.1 Control part

### Table 8. Low voltage power supply ( $V_{CC}$ = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>cc_hys</sub>	V <sub>cc</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>cc_thON</sub>	V <sub>cc</sub> UV turn ON threshold		11.5	12	12.5	V
$V_{cc_{thOFF}}$	V <sub>cc</sub> UV turn OFF threshold		10	10.5	11	V
I <sub>qccu</sub>	Undervoltage quiescent supply current				450	μA
l <sub>qcc</sub>	Quiescent current	$\frac{V_{cc}}{SD} = 15 \text{ V}$ $\frac{SD}{SD} = 5 \text{ V}; \text{ LIN} = 0 \text{ V}$ $H_{IN} = 0$			3.5	mA

### Table 9. Bootstrapped voltage ( $V_{CC}$ = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>BS_hys</sub>	V <sub>BS</sub> UV hysteresis		1.2	1.5	1.8	V
$V_{BS_{thON}}$	V <sub>BS</sub> UV turn ON threshold		11.1	11.5	12.1	V
$V_{BS_{thOFF}}$	V <sub>BS</sub> UV turn OFF threshold		9.8	10	10.6	V
I <sub>QBSU</sub>	Undervoltage V <sub>BS</sub> quiescent current	$V_{BS} = 9 V$ $\overline{SD} = 5 V; LIN = 0$ HIN = 5 V		70	110	μA
I <sub>QBS</sub>	V <sub>BS</sub> quiescent current	V <sub>BS</sub> = 15 V SD = 5 V; LIN = 0 HIN = 5 V		200	300	μA
R <sub>DS(on)</sub>	Bootstrap driver on resistance	LVG ON		120		Ω

### Table 10. Logic inputs ( $V_{CC}$ = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>il</sub>	Low logic level voltage		0.8		1.1	V
V <sub>ih</sub>	High logic level voltage		1.9		2.25	V
I <sub>HINh</sub>	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μA
I <sub>HINI</sub>	HIN logic "0" input bias current	HIN = 0 V			1	μA
I <sub>LINh</sub>	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I <sub>LINI</sub>	LIN logic "0" input bias current	LIN = 0 V			1	μA
I <sub>SDh</sub>	SD logic "0" input bias current	<u>SD</u> = 15 V	30	120	300	μA
I <sub>SDI</sub>	SD logic "1" input bias current	$\overline{SD} = 0 V$			3	μA
Dt	Dead time	see Figure 9		600		ns




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>sd</sub>	Shut down to high / low side driver propagation delay		50	125	200	ns

Table 12. Truth table

### Table 11. Shut down characteristics (V<sub>CC</sub> = 15 V unless otherwise specified)

Condition	Logic input (V <sub>I</sub> )			Output		
Condition	SD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	х	х	L	L	
Interlocking half-bridge tri-state	н	н	н	L	L	
0 ''logic state" half-bridge tri-state	н	L	L	L	L	
1 "logic state" low side direct driving	н	н	L	н	L	
1 "logic state" high side direct driving	н	L	Н	L	Н	

Note: X: don't care



1. Simulated curves refer to typical IGBT parameters and maximum  ${\sf R}_{\rm thJC}$ 



### 3.1.1 NTC thermistor

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit.
R <sub>25</sub>	Resistance	T = 25°C		4.7		kΩ
R <sub>125</sub>	Resistance	T = 125°C		160		Ω
В	B-constant	T = 25°C to 85°C		3950		К
Т	Operating temperature		-40		150	°C

Table 13. NTC thermistor

### Equation 1: resistance variation vs. temperature

$$R(T) = R_{25} \cdot e^{B\left(\frac{1}{T} - \frac{1}{298}\right)}$$

Where T are temperatures in Kelvins





Figure 7. NTC resistance vs. temperature

Figure 8. NTC resistance vs. temperature (zoom)



57

## 3.2 Waveform definitions





Figure 9. Dead time and interlocking waveform definitions



# 4 Applications information





## 4.1 Recommendations

- Input signals HIN, LIN are active high logic. A 375 kΩ (typ.) pull down resistor is built-in for each input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD signal should be pulled up to 5 V / 3.3 V with an external resistor.

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>PN</sub>	Supply voltage	Applied between P-Nu, Nv, Nw		300	400	V
V <sub>CC</sub>	Control supply voltage	Applied between V <sub>CC</sub> -GND	13.5	15	18	V
V <sub>BS</sub>	High side bias voltage	Applied between $V_{BOOTi}$ -OUT <sub>i</sub> for i = U, V, W	13		18	V
t <sub>dead</sub>	Blanking time to prevent arm-short	For each input signal	1			μs
f <sub>PWM</sub>	Pwm input signal	-40°C < T <sub>c</sub> < 100°C -40°C < T <sub>j</sub> < 125°C			20	kHz
т <sub>с</sub>	Case operation temperature				100	°C

#### Table 14. Recommended operating conditions

For further details refer to AN3338.





## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

## 5.1 SDIP-25L package information




Figure 11. SDIP-25L package outline



Table	15.	SDIP-25L	mechanical	data
Tuble			meenamoar	autu

<b>D</b>	mm					
Dim.	Min.	Тур.	Max.			
А	43.90	44.40	44.90			
A1	1.15	1.35	1.55			
A2	1.40	1.60	1.80			
A3	38.90	39.40	39.90			
В	21.50	22.00	22.50			
B1	11.25	11.85	12.45			
B2	24.83	25.23	25.63			
С	5.00	5.40	6.00			
C1	6.50	7.00	7.50			
C2	11.20	11.70	12.20			
C3	2.90	3.00	3.10			
е	2.15	2.35	2.55			
e1	3.40	3.60	3.80			
e2	4.50	4.70	4.90			
e3	6.30	6.50	6.70			
D		33.30				
D1		5.55				
E		11.20				
E1		1.40				
F	0.85	1.00	1.15			
F1	0.35	0.50	0.65			
R	1.55	1.75	1.95			
т	0.45	0.55	0.65			
V	0°		6°			



## 5.2 Packing information




Figure 12. SDIP-25L packing information



# 6 Revision history

Date Revision Changes					
08-Apr-2013	1	Initial release.			
15-Apr-2014	2	Document status promoted from preliminary to production data. Updated <i>Figure 2: Pin layout (bottom view)</i> .			
15-Apr-2015 3		Text edits and formatting changes throughout document Updated Figure 2: Pin layout (bottom view) Updated Section 5: Package information			

### Table 16. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

