

Angle Sensor

GMR-Based Angle Sensor

TLE5012B

## **Data Sheet**

Rev. 2.0, 2014-02

# Sense & Control





| Revision Histo  | Revision History                                 |  |  |  |  |  |  |
|-----------------|--|--|--|--|--|--|--|
| Page or Item    | Subjects (major changes since previous revision) |  |  |  |  |  |  |
| Rev. 2.0, 2014- | 02   |  |  |  |  |  |  |
| -               | All chapters revised                             |  |  |  |  |  |  |
|                 |  |  |  |  |  |  |  |

#### Trademarks of Infineon Technologies AG

AURIXTM, C166TM, Canpaktm, CIPOSTM, CIPURSETM, EconoPacktm, CoolMostm, CoolSettm, Corecontroltm, Crossavetm, Davetm, DI-Poltm, EasyPIMTM, EconoBridgetm, EconoDualtm, EconoPimtm, EconoPacktm, Eicedrivertm, eupectm, Fcostm, Hitfettm, HybridPacktm, I2rftm, Isofacetm, Isopacktm, MIPaqtm, ModStacktm, my-dtm, NovalithIctm, OptiMostm, Origatm, PowerCodetm; Primariontm, PrimePacktm, PrimeStacktm, Pro-Siltm, Profettm, Rasictm, ReverSavetm, Satrictm, Siegettm, Sindriontm, Sipmostm, Smartlewistm, Solid Flashtm, Tempfettm, thinQ!tm, Trenchstoptm, Tricoretm.

#### Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11



#### **Table of Contents**

## **Table of Contents**

|                 | Table of Contents                           | . 4 |
|-----------------|---|-----|
|                 | List of Figures                             | . 6 |
|                 | List of Tables                              | . 7 |
| I               | Product Description                         | . 8 |
| 1.1             | Overview                                    | . 8 |
| 1.2             | Features                                    | . 9 |
| 1.3             | Application Example                         | . 9 |
| 2               | Functional Description                      | 10  |
| 2.1             | Block Diagram                               |     |
| 2.2             | Functional Block Description                |     |
| 2.2.1           | Internal Power Supply                       |     |
| 2.2.2           | Oscillator and PLL                          |     |
| 2.2.3           | SD-ADC                                      |     |
| 2.2.4           | Digital Signal Processing Unit              |     |
| 2.2.5           | Interfaces                                  |     |
| 2.2.6           | Safety Features                             |     |
| 2.3             | Sensing Principle                           |     |
| 2.4             | Pin Configuration                           |     |
| 2.5             | Pin Description                             |     |
| 3               | Application Circuits                        |     |
| 1               | Specification                               | 10  |
| •<br>•.1        | Absolute Maximum Ratings                    |     |
| 1.2             | Operating Range                             |     |
| 1.3             | Characteristics                             |     |
| 1.3.1           | Input/Output characteristics                |     |
| 1.3.2           | ESD Protection                              |     |
| 1.3.3           | GMR Parameters                              |     |
| 1.3.4           | Angle Performance                           |     |
| 1.3.5           | Autocalibration                             |     |
| 1.3.6           | Signal Processing                           |     |
| 1.3.7           | Clock Supply (CLK Timing Definition)        |     |
| 1.4             | Interfaces                                  |     |
| <br>1.4.1       | Synchronous Serial Communication (SSC)      |     |
| 1.4.1.1         | SSC Timing Definition                       |     |
| 1.4.1.2         | SSC Data Transfer                           |     |
| 1.4.2           | Pulse Width Modulation (PWM) Interface      |     |
| 1.4.3           | Short PWM Code (SPC)                        |     |
| 1.4.3.1         | Unit Time Setup                             |     |
| 1.4.3.2         | Master Trigger Pulse Requirements           |     |
| 1.4.3.3         | Checksum Nibble Details                     |     |
| 1.4.4           | Hall Switch Mode (HSM)                      |     |
| 1.4.5           | Incremental Interface (IIF)                 |     |
| 1. 1. 5<br>1. 5 | Test Mechanisms                             |     |
| 1.5.1           | ADC Test Vectors                            |     |
| 1.6             | Supply Monitoring                           |     |
| 1.6.1           | Internal Supply Voltage Comparators         |     |
|                 | 112 U 1 : : : : : : : : : : : : : : : : : : |     |

## **TLE5012B**



#### **Table of Contents**

| 4.6.2<br>4.6.3<br>4.6.4 | V <sub>DD</sub> Overvoltage Detection       4         GND - Off Comparator       4         V <sub>DD</sub> - Off Comparator       4 | 45 |
|-------------------------|---|----|
| 5                       | Pre-Configured Derivates  | 46 |
| 5.1                     | IIF-type: E1000   | 46 |
| 5.2                     | HSM-type: E3005   |    |
| 5.3                     | PWM-type: E5000   |    |
| 5.4                     | PWM-type: E5020   |    |
| 5.5                     | SPC-type: E9000   | 46 |
| 6                       | Package Information   | 47 |
| 6.1                     | Package Parameters  | 47 |
| 6.2                     | Package Outline   | 47 |
| 6.3                     | Footprint   | 48 |
| 6.4                     | Packing   |    |
| 6.5                     | Marking   | 49 |



## **List of Figures**

## **List of Figures**

| Figure 1-1 | PG-DSO-8 package   | . 8 |
|------------|--|-----|
| Figure 2-1 | TLE5012B block diagram   |     |
| Figure 2-2 | Sensitive bridges of the GMR sensor (not to scale)                                     | 12  |
| Figure 2-3 | Ideal output of the GMR sensor bridges   | 13  |
| Figure 2-4 | Pin configuration (top view)   |     |
| Figure 3-1 | Application circuit for TLE5012B with IIF interface and SSC (using internal CLK)       | 15  |
| Figure 3-2 | Application circuit for TLE5012B with HS Mode and SSC (using internal CLK)             | 15  |
| Figure 3-3 | Application circuit for TLE5012B with only PWM interface (using internal CLK)          | 16  |
| Figure 3-4 | Application circuit for TLE5012B with only PWM interface (using internal CLK)          | 16  |
| Figure 3-5 | Application circuit for TLE5012B with only SPC interface (using internal CLK)          | 17  |
| Figure 3-6 | SSC configuration in sensor-slave mode with push-pull outputs (high-speed application) | 17  |
| Figure 3-7 | SSC configuration in sensor-slave mode and open-drain (bus systems)                    | 18  |
| Figure 4-1 | Allowed magnetic field range as function of junction temperature                       | 20  |
| Figure 4-2 | Offset and amplitude definition  | 23  |
| Figure 4-3 | Additional angle error for temperature changes above 5 Kelvin within 1.5 revolutions   | 25  |
| Figure 4-4 | Signal path  | 26  |
| Figure 4-5 | Delay of sensor output   | 26  |
| Figure 4-6 | External CLK timing definition   |     |
| Figure 4-7 | SSC timing   |     |
| Figure 4-8 | SSC data transfer (data-read example)  |     |
| Figure 4-9 | SSC data transfer (data-write example)   |     |
| •          | SSC bit ordering (read example)  |     |
|            | Update of update registers   |     |
| •          | Fast CRC polynomial division circuit   |     |
| -          | Typical example of a PWM signal  |     |
| -          | SPC frame example  |     |
|            | SPC pause timing diagram   |     |
| -          | SPC Master pulse timing  |     |
| •          | Hall Switch Mode   |     |
| •          | HS hysteresis  |     |
| •          | Incremental interface with A/B mode  |     |
| •          | Incremental interface with Step/Direction mode   |     |
|            | ADC test vectors   |     |
| •          | Overvoltage comparator   |     |
|            | GND - off comparator   |     |
| -          | V <sub>DD</sub> - off comparator   |     |
| Figure 6-1 | PG-DSO-8 package dimension   |     |
| Figure 6-2 | Position of sensing element  |     |
| Figure 6-3 | Footprint of PG-DSO-8  |     |
| Figure 6-4 | Tape and Reel  | 49  |



#### **List of Tables**

## **List of Tables**

| Table 1-1  | Derivate Ordering codes                                   | ٠ ٤ |
|------------|---|-----|
| Table 2-1  | Pin Description   | 14  |
| Table 4-1  | Absolute maximum ratings                                  | 19  |
| Table 4-2  | Operating range and parameters                            | 19  |
| Table 4-3  | Input voltage and output currents                         | 21  |
| Table 4-4  | Driver strength characteristic                            | 21  |
| Table 4-5  | Electrical parameters for 4.5 V < V <sub>DD</sub> < 5.5 V | 22  |
| Table 4-6  | Electrical parameters for 3.0 V < V <sub>DD</sub> < 3.6 V | 22  |
| Table 4-7  | ESD protection  | 23  |
| Table 4-8  | Basic GMR parameters                                      | 23  |
| Table 4-9  | Angle performance   | 24  |
| Table 4-10 | Signal processing   | 27  |
| Table 4-11 | Internal clock timing specification                       | 28  |
| Table 4-12 | External Clock Specification                              | 28  |
| Table 4-13 | SSC push-pull timing specification                        | 29  |
| Table 4-14 | SSC open-drain timing specification                       | 30  |
| Table 4-15 | Structure of the Command Word                             | 31  |
| Table 4-16 | Structure of the Safety Word                              | 32  |
| Table 4-17 | Bit Types   | 32  |
| Table 4-18 | PWM interface   | 35  |
| Table 4-19 | Frame configuration                                       | 37  |
| Table 4-20 | Structure of status nibble                                | 37  |
| Table 4-21 | Predivider setting  | 37  |
| Table 4-22 | Master pulse parameters                                   | 38  |
| Table 4-23 | Hall Switch Mode  | 39  |
| Table 4-24 | Incremental Interface                                     | 43  |
| Table 4-25 | ADC test vectors  | 43  |
| Table 4-26 | Test comparator threshold voltages                        | 44  |
| Table 6-1  | Package Parameters  | 47  |
| Table 6-2  | Sensor IC placement tolerances in package                 | 48  |
|            |   |     |



**Product Description** 

## 1 Product Description









Figure 1-1 PG-DSO-8 package

#### 1.1 Overview

The TLE5012B is a 360° angle sensor that detects the orientation of a magnetic field. This is achieved by measuring sine and cosine angle components with monolithic integrated Giant Magneto Resistance (iGMR) elements. These raw signals (sine and cosine) are digitally processed internally to calculate the angle orientation of the magnetic field (magnet).

The TLE5012B is a pre-calibrated sensor. The calibration parameters are stored in laser fuses. At start-up the values of the fuses are written into flip-flops, where these values can be changed by the application-specific parameters. Further precision of the angle measurement over a wide temperature range and a long lifetime can be improved by enabling an optional internal autocalibration algorithm.

Data communications are accomplished with a bi-directional Synchronous Serial Communication (SSC) that is SPI-compatible. The sensor configuration is stored in registers, which are accessible by the SSC interface.

Additionally four other interfaces are available with the TLE5012B: Pulse-Width-Modulation (PWM) Protocol, Short-PWM-Code (SPC) Protocol, Hall Switch Mode (HSM) and Incremental Interface (IIF). These interfaces can be used in parallel with SSC or alone. Pre-configured sensor derivates with different interface settings are available (see Table 1-1 and Chapter 5)

Online diagnostic functions are provided to ensure reliable operation.

Table 1-1 Derivate Ordering codes

| Product Type   | Marking  | Ordering Code | Package  |
|----------------|----------|---------------|----------|
| TLE5012B E1000 | 012B1000 | SP001166960   | PG-DSO-8 |
| TLE5012B E3005 | 012B3005 | SP001166964   | PG-DSO-8 |
| TLE5012B E5000 | 012B5000 | SP001166968   | PG-DSO-8 |
| TLE5012B E5020 | 012B5020 | SP001166972   | PG-DSO-8 |
| TLE5012B E9000 | 012B9000 | SP001166998   | PG-DSO-8 |

Note: See Chapter 5 for description of derivates.



**Product Description** 

#### 1.2 Features

- Giant Magneto Resistance (GMR)-based principle
- · Integrated magnetic field sensing for angle measurement
- 360° angle measurement with revolution counter and angle speed measurement
- · Two separate highly accurate single bit SD-ADC
- 15 bit representation of absolute angle value on the output (resolution of 0.01°)
- 16 bit representation of sine / cosine values on the interface
- Max. 1.0° angle error over lifetime and temperature-range with activated auto-calibration
- Bi-directional SSC Interface up to 8Mbit/s
- Supports Safety Integrity Level (SIL) with diagnostic functions and status information
- Interfaces: SSC, PWM, Incremental Interface (IIF), Hall Switch Mode (HSM), Short PWM Code (SPC, based on SENT protocol defined in SAE J2716)
- · Output pins can be configured (programmed or pre-configured) as push-pull or open-drain
- Bus mode operation of multiple sensors on one line is possible with SSC or SPC interface in open-drain configuration
- 0.25 μm CMOS technology
- Automotive qualified: -40°C to 150°C (junction temperature)
- ESD > 4kV (HBM)
- RoHS compliant (Pb-free package)
- · Halogen-free

#### 1.3 Application Example

The TLE5012B GMR-based angle sensor is designed for angular position sensing in automotive applications such as:

- Electrical commutated motor (e.g. used in Electric Power Steering (EPS))
- Rotary switches
- Steering angle measurements
- General angular sensing

## 2 Functional Description

#### 2.1 Block Diagram




Figure 2-1 TLE5012B block diagram

## 2.2 Functional Block Description

#### 2.2.1 Internal Power Supply

The internal stages of the TLE5012B are supplied with several voltage regulators:

- GMR Voltage Regulator, VRG
- · Analog Voltage Regulator, VRA
- Digital Voltage Regulator, VRD (derived from VRA)

These regulators are directly connected to the supply voltage  $V_{\rm DD}$ .

#### 2.2.2 Oscillator and PLL

The digital clock of the TLE5012B is given by the Phase-Locked Loop (PLL), which is by default fed by an internal oscillator. In order to synchronize the TLE5012B with other ICs in a system, the TLE5012B can be configured via



SSC interface to use an external clock signal supplied on the IFC pin as source for the PLL, instead of the internal clock. External clock mode is only available in PWM or SPC interface configuration.

#### 2.2.3 SD-ADC

The Sigma-Delta Analog-Digital-Converters (SD-ADC) transform the analog GMR voltages and temperature voltage into the digital domain.

#### 2.2.4 Digital Signal Processing Unit

The Digital Signal Processing Unit (DSPU) contains the:

- Intelligent State Machine (ISM), which does error compensation of offset, offset temperature drift, amplitude synchronicity and orthogonality of the raw signals from the GMR bridges, and performs additional features such as auto-calibration, prediction and angle speed calculation
- COordinate Rotation Digital Computer (CORDIC), which contains the trigonometric function for angle calculation
- Capture Compare Unit (CCU), which is used to generate the PWM and SPC signals
- · Random Access Memory (RAM), which contains the configuration registers
- Laser Fuses, which contain the calibration parameters for the error-compensation and the IC default configuration, which is loaded into the RAM at startup

#### 2.2.5 Interfaces

Bi-directional communication with the TLE5012B is enabled by a three-wire SSC interface. In parallel to the SSC interface, one secondary interface can be selected, which is available on the IFA, IFB, IFC pins:

- PWM
- · Incremental Interface
- · Hall Switch Mode
- · Short PWM Code

By using pre-configured derivates (see **Chapter 5**), the TLE5012B can also be operated with the secondary interface only, without SSC communication.

#### 2.2.6 Safety Features

The TLE5012B offers a multiplicity of safety features to support the Safety Integrity Level (SIL) and it is a PRO-SIL™ product.

#### Safety features are:

- Test vectors switchable to ADC input (activated via SSC interface)
- Inversion or combination of filter input streams (activated via SSC interface)
- Data transmission check via 8-bit Cyclic Redundancy Check (CRC) for SSC communication and 4-bit CRC nibble for SPC interface
- Built-in Self-test (BIST) routines for ISM, CORDIC, CCU, ADCs run at startup
- Two independent active interfaces possible
- · Overvoltage and undervoltage detection

#### **Disclaimer**

PRO-SIL™ is a Registered Trademark of Infineon Technologies AG.

The PRO-SIL™ Trademark designates Infineon products which contain SIL Supporting Features.

SIL Supporting Features are intended to support the overall System Design to reach the desired SIL (according to IEC61508) or A-SIL (according to ISO26262) level for the Safety System with high efficiency.



SIL respectively A-SIL certification for such a System has to be reached on system level by the System Responsible at an accredited Certification Authority.

SIL stands for Safety Integrity Level (according to IEC 61508)

A-SIL stands for Automotive-Safety Integrity Level (according to ISO 26262)

#### 2.3 Sensing Principle

The Giant Magneto Resistance (GMR) sensor is implemented using vertical integration. This means that the GMR-sensitive areas are integrated above the logic part of the TLE5012B device. These GMR elements change their resistance depending on the direction of the magnetic field.

Four individual GMR elements are connected to one Wheatstone sensor bridge. These GMR elements sense one of two components of the applied magnetic field:

- X component, V<sub>x</sub> (cosine) or the
- Y component, V<sub>v</sub> (sine)

With this full-bridge structure the maximum GMR signal is available and temperature effects cancel out each other.




Figure 2-2 Sensitive bridges of the GMR sensor (not to scale)

Attention: Due to the rotational placement inaccuracy of the sensor IC in the package, the sensors 0° position may deviate by up to 3° from the package edge direction indicated in Figure 2-2.

In **Figure 2-2**, the arrows in the resistors represent the magnetic direction which is fixed in the reference layer. If the external magnetic field is parallel to the direction of the Reference Layer, the resistance is minimal. If they are anti-parallel, resistance is maximal.

The output signal of each bridge is only unambiguous over 180° between two maxima. Therefore two bridges are oriented orthogonally to each other to measure 360°.

With the trigonometric function ARCTAN2, the true 360° angle value is calculated out of the raw X and Y signals from the sensor bridges.






Figure 2-3 Ideal output of the GMR sensor bridges

## 2.4 Pin Configuration




Figure 2-4 Pin configuration (top view)

## 2.5 Pin Description

Table 2-1 Pin Description

| Pin No. | Symbol                           | In/Out | Function   |
|---------|----------------------------------|--------|--|
| 1       | IFC<br>(CLK / IIF_IDX / HS3)     | I/O    | Interface C:<br>External Clock <sup>1)</sup> / IIF Index / Hall Switch<br>Signal 3               |
| 2       | SCK                              | I      | SSC Clock  |
| 3       | CSQ                              | I      | SSC Chip Select  |
| 4       | DATA                             | I/O    | SSC Data   |
| 5       | IFA<br>(IIF_A / HS1 / PWM / SPC) | I/O    | Interface A:  IIF Phase A / Hall Switch Signal 1 / PWM / SPC output (input for SPC trigger only) |
| 6       | $V_{DD}$                         | -      | Supply Voltage   |
| 7       | GND                              | -      | Ground   |
| 8       | IFB<br>(IIF_B / HS2)             | 0      | Interface B: IIF Phase B / Hall Switch Signal 2  |

<sup>1)</sup> External clock feature is not available in IIF or HSM interface mode



## 3 Application Circuits

The application circuits in this chapter show the various communication possibilities of the TLE5012B. The pin output mode configuration is device-specific and it can be either push-pull or open-drain. The bit IFAB\_OD (register IFAB,  $0D_H$ ) indicates the output mode for the IFA, IFB and IFC pins. The SSC pins are by default push-pull (bit SSC\_OD, register MOD\_3,  $09_H$ ).

**Figure 3-1** shows a basic block diagram of a TLE5012B with Incremental Interface and SSC configuration. The derivate TLE5012B - E1000 is by default configured with push-pull IFA (IIF\_A), IFB (IIF\_B) and IFC (IIF\_IDX) pins.




Figure 3-1 Application circuit for TLE5012B with IIF interface and SSC (using internal CLK)

In case that the IFA, IFB and IFC pins are configurated via the SSC interface as open-drain pins, three resistors (one for each line) between output line and  $V_{DD}$  would be recommended (e.g.  $2.2k\Omega$ ).

Figure 3-2 shows a basic block diagram of the TLE5012B with HS Mode and SSC configuration. The derivate TLE5012B - E3005 is by default configurated with push-pull IFA (HS1), IFB (HS2) and IFC (HS3) pins.




Figure 3-2 Application circuit for TLE5012B with HS Mode and SSC (using internal CLK)



In case that the IFA, IFB and IFC pins are configurated via the SSC interface as open drain pins, three resistors (one for each line) between the output line and  $V_{DD}$  would be recommended (e.g.  $2.2k\Omega$ ).

The TLE5012B can be configured with PWM only (**Figure 3-3**). The derivate TLE5012B - E5000 is by default configurated with push-pull IFA (PWM) pin. Therefore the following configuration is recommended:




Figure 3-3 Application circuit for TLE5012B with only PWM interface (using internal CLK)

The TLE5012B - E5020 is also a PWM derivate but with open drain IFA (PWM) pin. A pull-up resistor (e.g.  $2.2k\Omega$ ) should then be added between the IFA line and VDD, as shown in **Figure 3-4**.




Figure 3-4 Application circuit for TLE5012B with only PWM interface (using internal CLK)

For safety reasons it is better that the non-used pins are connected to ground, rather than floating. A resistor between he DATA line pin and ground is recommended to avoid shortcuts if DATA generates any unexpected output. The CSQ line has to be connected to  $V_{DD}$  to avoid unintentional activation of the SSC interface.



The TLE5012B can be configured with SPC only (**Figure 3-5**). This is only possible with the TLE5012B - E9000 derivate, which is by default configurated with an open-drain IFA (SPC) pin.




Figure 3-5 Application circuit for TLE5012B with only SPC interface (using internal CLK)

In Figure 3-5 the IFC (S\_NR[1]) and SCK (S\_NR[0]) pins are set to ground to generate the slave number (S\_NR)  $0_D$  (or  $00_B$ ). For safety reasons it is better that the non-used pins are connected to ground, rather than floating. A resistor between the DATA line pin and ground is recommended to avoid shortcuts if DATA generates any unexpected output. The CSQ line has to be connected to  $V_{DD}$  to avoid unintentional activation of the SSC interface.

#### Synchronous Serial Communication (SSC) configuration

In Figure 3-1 and Figure 3-2 the SSC interface has the default push-pull configuration (see details in Figure 3-6). Series resistors on the DATA, SCK (serial clock signal) and CSQ (chip select) lines are recommended to limit the current in the erroneous case that either the sensor pushes high and the microcontroller pulls low at the same time or vice versa. The resistors in the SCK and CSQ lines are only necessary in case of disturbances or noise.




Figure 3-6 SSC configuration in sensor-slave mode with push-pull outputs (high-speed application)



It is also possible to use an open-drain setup for the DATA, SCK and CSQ lines. This setup is designed to communicate with a microcontroller in a bus system, together with other SSC slaves (e.g. two TLE5012B devices for redundancy reasons). This mode can be activated using the bit SSC\_OD.

The open-drain configuration can be seen in **Figure 3-7**. Series resistors on the DATA, SCK, and CSQ lines are recommended to limit the current in case either the microcontroller or the sensor are accidentally switched to push-pull. A pull-up resistor of typ. 1  $k\Omega$  is required on the DATA line.




Figure 3-7 SSC configuration in sensor-slave mode and open-drain (bus systems)

## 4 Specification

## 4.1 Absolute Maximum Ratings

Table 4-1 Absolute maximum ratings

| Parameter   | Symbol          | Values |      |                   | Unit | Note / Test Condition              |
|---|-----------------|--------|------|-------------------|------|------------------------------------|
|   |                 | Min.   | Тур. | Max.              |      |                                    |
| Voltage on $V_{DD}$ pin with respect to ground ( $V_{SS}$ ) | V <sub>DD</sub> | -0.5   |      | 6.5               | V    | Max 40 h/Lifetime                  |
| Voltage on any pin with respect to                          | V <sub>IN</sub> | -0.5   |      | 6.5               | V    |                                    |
| ground (V <sub>SS</sub> )                                   |                 |        |      | V <sub>DD</sub> + | V    |                                    |
|   |                 |        |      | 0.5               |      |                                    |
| Junction temperature  | T <sub>J</sub>  | -40    |      | 150               | °C   |                                    |
|   |                 |        |      | 150               | °C   | For 1000 h, not additive           |
| Magnetic field induction                                    | В               |        |      | 200               | mT   | Max. 5 min @ T <sub>A</sub> = 25°C |
|   |                 |        |      | 150               | mT   | Max. 5 h @ T <sub>A</sub> = 25°C   |
| Storage temperature   | T <sub>ST</sub> | -40    |      | 150               | °C   | Without magnetic field             |

Attention: Stresses above the max. values listed here may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the device.

## 4.2 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the TLE5012B. All parameters specified in the following sections refer to these operating conditions, unless otherwise noted. Table 4-2 is valid for  $-40^{\circ}\text{C} < T_{\text{J}} < 150^{\circ}\text{C}$  unless otherwise noted.

Table 4-2 Operating range and parameters

| Parameter  | Symbol           |      | Values |      | Unit | Note / Test Condition          |
|--|------------------|------|--------|------|------|--------------------------------|
|  |                  | Min. | Тур.   | Max. |      |                                |
| Supply voltage   | $V_{DD}$         | 3.0  | 5.0    | 5.5  | V    | 1)                             |
| Supply current   | I <sub>DD</sub>  |      | 14     | 16   | mA   |                                |
| Magnetic induction at T <sub>J</sub> =                         | B <sub>XY</sub>  | 30   |        | 50   | mT   | -40°C < T <sub>J</sub> < 150°C |
| 25°C <sup>2)3)</sup>   |                  | 30   |        | 60   | mT   | -40°C < T <sub>J</sub> < 100°C |
|  |                  | 30   |        | 70   | mT   | -40°C < T <sub>J</sub> < 85°C  |
| Extended magnetic induction range at $T_J = 25^{\circ}C^{2)3}$ | B <sub>XY</sub>  | 25   |        | 30   | mT   | Additional angle error of 0.1° |
| Angle range  | Ang              | 0    |        | 360  | 0    |                                |
| POR level  | V <sub>POR</sub> | 2.0  |        | 2.9  | V    | Power-on reset                 |
| POR hysteresis   | $V_{PORhy}$      |      | 30     |      | mV   |                                |



Table 4-2 Operating range (cont'd)and parameters

| Parameter                     | Symbol             | Values |      |      | Unit | Note / Test Condition   |
|-------------------------------|--------------------|--------|------|------|------|---|
|                               |                    | Min.   | Тур. | Max. |      |   |
| Power-on time <sup>4)</sup>   | t <sub>Pon</sub>   |        | 5    | 7    | ms   | $V_{DD} > V_{DDmin};$   |
| Fast Reset time <sup>5)</sup> | t <sub>Rfast</sub> |        |      | 0.5  | ms   | Fast reset is triggered by disabling startup BIST (S_BIST = 0), then enabling chip reset (AS_RST = 1) |

- 1) Directly blocked with 100-nF ceramic capacitor
- Values refer to a homogeneous magnetic field (B<sub>XY</sub>) without vertical magnetic induction (B<sub>Z</sub> = 0mT).
- 3) See Figure 4-1
- 4) During "Power-on time," write access is not permitted (except for the switch to External Clock which requires a readout as a confirmation that external clock is selected)
- 5) Not subject to production test verified by design/characterization

The field strength of a magnet can be selected within the colored area of **Figure 4-1**. By limitation of the junction temperature, a higher magnetic field can be applied. In case of a maximum temperature  $T_J$ =100°C, a magnet with up to 60mT at  $T_J$  = 25°C is allowed.

It is also possible to widen the magnetic field range for higher temperatures. In that case, additional angle errors have to be considered.




Figure 4-1 Allowed magnetic field range as function of junction temperature.



#### 4.3 Characteristics

#### 4.3.1 Input/Output characteristics

The indicated parameters apply to the full operating range, unless otherwise specified. The typical values correspond to a supply voltage  $V_{DD}$  = 5.0 V and 25 °C, unless individually specified. All other values correspond to -40 °C <  $T_{\rm J}$  < 150 °C.

Within the register MOD\_3, the driver strength and the slope for push-pull communication can be varied depending on the sensor output. The driver strength is specified in **Table 4-3** and the slope fall and rise time in **Table 4-4**.

Table 4-3 Input voltage and output currents

| Parameter                         | Symbol          | Values |      |                       | Unit | Note / Test Condition                       |
|-----------------------------------|-----------------|--------|------|-----------------------|------|---|
|                                   |                 | Min.   | Тур. | Max.                  |      |   |
| Input voltage                     | V <sub>IN</sub> | -0.3   |      | 5.5                   | V    |   |
|                                   |                 |        |      | V <sub>DD</sub> + 0.3 | V    |   |
| Output current (DATA-Pad)         | IQ              |        |      | -25                   | mA   | PAD_DRV ='0x', sink current <sup>1)2)</sup> |
|                                   |                 |        |      | -5                    | mA   | PAD_DRV ='10', sink current <sup>1)2)</sup> |
|                                   |                 |        |      | -0.4                  | mA   | PAD_DRV ='11', sink current <sup>1)2)</sup> |
| Output current (IFA / IFB / IFC - | IQ              |        |      | -15                   | mA   | PAD_DRV ='0x', sink current <sup>1)2)</sup> |
| Pad)                              |                 |        |      | -5                    | mA   | PAD_DRV ='1x', sink current <sup>1)2)</sup> |

<sup>1)</sup> Max. current to GND over open-drain output

Table 4-4 Driver strength characteristic

| Parameter             | Symbol                            |      | Value | s    | Unit | Note / Test Condition                           |
|-----------------------|-----------------------------------|------|-------|------|------|---|
|                       |                                   | Min. | Тур.  | Max. |      |   |
| Output rise/fall time | $t_{\text{fall}},t_{\text{rise}}$ |      |       | 8    | ns   | DATA, 50 pF,<br>PAD_DRV='00'1)2)                |
|                       |                                   |      |       | 28   | ns   | DATA, 50 pF,<br>PAD_DRV='01'1)2)                |
|                       |                                   |      |       | 45   | ns   | DATA, 50 pF,<br>PAD_DRV='10'1)2)                |
|                       |                                   |      |       | 130  | ns   | DATA, 50 pF,<br>PAD_DRV='11' <sup>1)2)</sup>    |
|                       |                                   |      |       | 15   | ns   | IFA/IFB, 20 pF,<br>PAD_DRV='0x' <sup>1)2)</sup> |
|                       |                                   |      |       | 30   | ns   | IFA/IFB, 20 pF,<br>PAD_DRV='1x' <sup>1)2)</sup> |

<sup>1)</sup> Valid for push-pull output

<sup>2)</sup> At  $V_{DD} = 5 \text{ V}$ 

<sup>2)</sup> Not subject to production test - verified by design/characterization



Table 4-5 Electrical parameters for 4.5 V < V<sub>DD</sub> < 5.5 V

| Parameter                       | Symbol           |                     | Values | 3                   | Unit | Note / Test Condition  |
|---------------------------------|------------------|---------------------|--------|---------------------|------|--|
|                                 |                  | Min.                | Тур.   | Max.                |      |  |
| Input signal low-level          | $V_{L5}$         |                     |        | 0.3 V <sub>DD</sub> | V    |  |
| Input signal high level         | V <sub>H5</sub>  | 0.7 V <sub>DD</sub> |        |                     | V    |  |
| Output signal low-level         | V <sub>OL5</sub> |                     |        | 1                   | V    | DATA; I <sub>Q</sub> = -25 mA (PAD_DRV='0x'),<br>I <sub>Q</sub> = -5 mA (PAD_DRV='10'), I <sub>Q</sub> = -0.4<br>mA (PAD_DRV='11') |
|                                 |                  |                     |        | 1                   | V    | IFA,B,C; I <sub>Q</sub> = -15 mA (PAD_DRV='0x'),<br>I <sub>Q</sub> = -5 mA (PAD_DRV='1x')  |
| Pull-up current <sup>1)</sup>   | I <sub>PU</sub>  | -10                 |        | -225                | μΑ   | CSQ  |
|                                 |                  | -10                 |        | -150                | μΑ   | DATA   |
| Pull-down current <sup>2)</sup> | I <sub>PD</sub>  | 10                  |        | 225                 | μΑ   | SCK  |
|                                 |                  | 10                  |        | 150                 | μΑ   | IFA, IFB, IFC  |

<sup>1)</sup> Internal pull-ups on CSQ and DATA pin are always enabled.

Table 4-6 Electrical parameters for 3.0 V < V<sub>DD</sub> < 3.6 V

| Parameter                       | Symbol           |                     | Values | 6                   | Unit | Note / Test Condition   |  |
|---------------------------------|------------------|---------------------|--------|---------------------|------|---|--|
|                                 |                  | Min.                | Тур.   | Max.                |      |   |  |
| Input signal low-level          | $V_{L3}$         |                     |        | 0.3 V <sub>DD</sub> | V    |   |  |
| Input signal high level         | V <sub>H3</sub>  | 0.7 V <sub>DD</sub> |        |                     | V    |   |  |
| Output signal low-level         | V <sub>OL3</sub> |                     |        | 0.9                 | V    | DATA; $I_Q = -15 \text{ mA}$<br>(PAD_DRV='0x'), $I_Q = -3 \text{ mA}$<br>(PAD_DRV='10'), $I_Q = -0.24 \text{ mA}$<br>(PAD_DRV='11') |  |
|                                 |                  |                     |        | 0.9                 | V    | IFA,IFB; $I_Q = -10 \text{ mA}$<br>(PAD_DRV='0x'), $I_Q = -3 \text{ mA}$<br>(PAD_DRV='1x')  |  |
| Pull-up current <sup>1)</sup>   | I <sub>PU</sub>  | -3                  |        | -225                | μА   | CSQ   |  |
|                                 |                  | -3                  |        | -150                | μΑ   | DATA  |  |
| Pull-down current <sup>2)</sup> | I <sub>PD</sub>  | 3                   |        | 225                 | μА   | SCK   |  |
|                                 |                  | 3                   |        | 150                 | μΑ   | IFA, IFB, IFC   |  |

<sup>1)</sup> Internal pull-ups on CSQ and DATA pin are always enabled.

<sup>2)</sup> Internal pull-downs on IFA, IFB and IFC are enabled during startup and in open-drain mode, internal pull-down on SCK is always enabled.

<sup>2)</sup> Internal pull-downs on IFA, IFB and IFC are enabled during startup and in open-drain mode, internal pull-down on SCK is always enabled.



#### 4.3.2 ESD Protection

Table 4-7 ESD protection

| Parameter   | Symbol           | Values |      | Unit | Notes                               |
|-------------|------------------|--------|------|------|-------------------------------------|
|             |                  | Min.   | Max. |      |                                     |
| ESD voltage | V <sub>HBM</sub> |        | ±4.0 | kV   | Human Body Model <sup>1)</sup>      |
|             | $V_{SDM}$        |        | ±0.5 | kV   | Socketed Device Model <sup>2)</sup> |

<sup>1)</sup> Human Body Model (HBM) according to: AEC-Q100-002

#### 4.3.3 GMR Parameters

All parameters apply over  $B_{XY}$  = 30mT and  $T_A$  = 25°C, unless otherwise specified.

Table 4-8 Basic GMR parameters

| Parameter                        | Symbol                          | ool Values |      |        |        | Note / Test Condition         |
|----------------------------------|---------------------------------|------------|------|--------|--------|-------------------------------|
|                                  |                                 | Min.       | Тур. | Max.   |        |                               |
| X, Y output range                | RG <sub>ADC</sub>               |            |      | ±23230 | digits | Operating range <sup>1)</sup> |
| X, Y amplitude <sup>2)</sup>     | A <sub>X</sub> , A <sub>Y</sub> | 6000       | 9500 | 15781  | digits | At ambient temperature        |
|                                  |                                 | 3922       |      | 20620  | digits | Operating range               |
| X, Y synchronicity <sup>3)</sup> | k                               | 87.5       | 100  | 112.49 | %      |                               |
| X, Y offset <sup>4)</sup>        | O <sub>X</sub> , O <sub>Y</sub> | -2048      | 0    | +2047  | digits |                               |
| X, Y orthogonality error         | φ                               | -11.25     | 0    | +11.24 | 0      |                               |
| X, Y amplitude without magnet    | X <sub>0</sub> , Y <sub>0</sub> |            |      | +4096  | digits | Operating range <sup>1)</sup> |

<sup>1)</sup> Not subject to production test - verified by design/characterization

4) 
$$O_Y = (Y_{MAX} + Y_{MIN}) / 2$$
;  $O_X = (X_{MAX} + X_{MIN}) / 2$ 




Figure 4-2 Offset and amplitude definition

<sup>2)</sup> Socketed Device Model (SDM) according to: ESDA/ANSI/ESD SP5.3.2-2008

<sup>2)</sup> See Figure 4-2

<sup>3)</sup>  $k = 100*(A_X/A_Y)$ 



### 4.3.4 Angle Performance

After internal calculation, the sensor has a remaining error, as shown in **Table 4-9**. The error value refers to  $B_Z$ = 0mT and the operating conditions given in **Table 4-2** "Operating range and parameters" on Page 19.

The overall angle error represents the relative angle error. This error describes the deviation from the reference line after zero-angle definition. It is valid for a static magnetic field.

If the magnetic field is rotating during the measurement, an additional propagation error is caused by the angle delay time (see **Table 4-10 "Signal processing" on Page 27**), which the sensor needs to calculate the angle from the raw sine and cosine values from the MR bridges. In fast-turning applications, prediction can be enabled to reduce this propagation error.

Table 4-9 Angle performance

| Parameter                                     | Symbol         |      | Value | s    | Unit | Note / Test Condition   |
|---|----------------|------|-------|------|------|---|
|   |                | Min. | Тур.  | Max. |      |   |
| Overall angle error (with autocalibration)    | $\alpha_{Err}$ |      | 0.61) | 1.0  | o    | Including lifetime and temperature drift <sup>2</sup> ) <sup>3</sup> ). Note: in case of temperature changes above 5 Kelvin within 1.5 revolutions refer to <b>Figure 4-3</b> for additional angle error. |
| Overall angle error (without autocalibration) | $\alpha_{Err}$ |      | 0.61) | 1.3  | 0    | Including temperature drift <sup>2)3)5)</sup>   |
|   |                |      |       | 1.9  | o    | Including lifetime and temperature drift <sup>2)3)4)</sup>  |

- 1) At 25°C, B = 30mT
- 2) Including hysteresis error, caused by revolution direction change
- 3) Relative error after zero angle definition
- 4) Not subject to production test verified by design/characterization
- 5) 0h

If autocalibration (see **Chapter 4.3.5**) is enabled and the temperature changes by more than 5 Kelvin during 1.5 revolutions an additional error has to be added to the specified angle error in **Table 4-9**. This error depends on the temperature change (Delta Temperature) as well as from the initial temperature (Tstart) as shown in **Figure 4-3**. Once the temperature stabilizes and the application completes 1.5 revolutions, then the angle error is as specified in **Table 4-9**.

For negative Delta Temperature changes (from higher to lower temperatures) the additional angle error will be smaller than the corresponding positive Delta Temperature changes (from lower to higher temperatures) shown in **Figure 4-3**. The **Figure 4-3** applies to the worst case.






Figure 4-3 Additional angle error for temperature changes above 5 Kelvin within 1.5 revolutions

#### 4.3.5 Autocalibration

The autocalibration enables online parameter calculation and therefore reduces the angle error due to temperature and lifetime drifts.

The TLE5012B is a pre-calibrated sensor, so autocalibration is only enabled in some devices by default. The update mode can be chosen with the AUTOCAL setting in the MOD\_2 register. The TLE5012B needs 1.5 revolutions to generate new autocalibration parameters. These parameters are continuously updated. The parameters are updated in a smooth way (one Least-Significant Bit within the chosen range or time) to avoid an angle jump on the output.

#### **AUTOCAL Modes:**

- 00: No autocalibration
- 01: Autocalibration Mode 1. One LSB to final values within the update time t<sub>upd</sub> (depending on FIR\_MD setting).
- 10: Autocalibration Mode 2. Only one LSB update over one full parameter generation (1.5 revolutions). After update of one LSB, the autocalibration will calculate the parameters again.
- 11: Autocalibration Mode 3. One LSB to final values within an angle range of 11.25°



## 4.3.6 Signal Processing




Figure 4-4 Signal path

The signal path of the TLE5012B is depicted in **Figure 4-4**. It consists of the GMR-bridge, ADC, filter and angle calculation. The delay time between a physical change in the GMR elements and a signal on the output depends on the filter and interface configurations. In fast turning applications, this delay causes an additional rotation speed dependent angle error.

The TLE5012B has an optional prediction feature, which serves to reduce the speed dependent angle error in applications where the rotation speed does not change abruptly. Prediction uses the difference between current and last two angle values to approximate the angle value which will be present after the delay time (see Figure 4-5). The output value is calculated by adding this difference to the measured value, according to Equation (4.1).

$$\alpha(t+1) = \alpha(t) + \alpha(t-1) - \alpha(t-2) \tag{4.1}$$




Figure 4-5 Delay of sensor output



Table 4-10 Signal processing

| Parameter                                      | Symbol               |      | Values |      |    | <b>Note / Test Condition</b>          |
|--|----------------------|------|--------|------|----|---------------------------------------|
|  |                      | Min. | Тур.   | Max. |    |                                       |
| Filter update period                           | t <sub>upd</sub>     |      | 42.7   |      | μS | FIR_MD = 1 (default) <sup>1)</sup>    |
|  |                      |      | 85.3   |      | μS | FIR_MD = 2 <sup>1)</sup>              |
|  |                      |      | 170.6  |      | μS | FIR_MD = 3 <sup>1)</sup>              |
| Angle delay time without                       | t <sub>adelSSC</sub> |      | 85     | 95   | μS | FIR_MD = 1 <sup>1)</sup>              |
| prediction <sup>2)</sup>                       |                      |      | 150    | 165  | μS | FIR_MD = 2 <sup>1)</sup>              |
|  |                      |      | 275    | 300  | μS | FIR_MD = 3 <sup>1)</sup>              |
|  | t <sub>adelIIF</sub> |      | 120    | 135  | μS | FIR_MD = 1 <sup>1)</sup>              |
|  |                      |      | 180    | 200  | μS | FIR_MD = 2 <sup>1)</sup>              |
|  |                      |      | 305    | 330  | μS | FIR_MD = 3 <sup>1)</sup>              |
| Angle delay time with prediction <sup>2)</sup> | t <sub>adelSSC</sub> |      | 45     | 50   | μS | FIR_MD = 1; PREDICT = 1 <sup>1)</sup> |
|  |                      |      | 65     | 70   | μS | FIR_MD = 2; PREDICT = 1 <sup>1)</sup> |
|  |                      |      | 105    | 115  | μS | FIR_MD = 3; PREDICT = 1               |
|  | t <sub>adeIIIF</sub> |      | 75     | 90   | μs | FIR_MD = 1; PREDICT = 1 <sup>1)</sup> |
|  |                      |      | 95     | 110  | μs | FIR_MD = 2; PREDICT = 1 <sup>1)</sup> |
|  |                      |      | 135    | 150  | μs | FIR_MD = 3; PREDICT = 1               |
| Angle noise (RMS)                              | N <sub>Angle</sub>   |      | 0.08   |      | 0  | FIR_MD = 1 <sup>1)</sup>              |
|  |                      |      | 0.05   |      | 0  | FIR_MD = 2 <sup>1)</sup> (default)    |
|  |                      |      | 0.04   |      | 0  | FIR_MD = 3 <sup>1)</sup>              |

<sup>1)</sup> Not subject to production test - verified by design/characterization

All delay times specified in **Table 4-10** are valid for an ideal internal oscillator frequency of 24 MHz. For the exact timing, the variation of the internal oscillator frequency has to be taken into account (see **Chapter 4.3.7**)

<sup>2)</sup> Valid at constant rotation speed



## 4.3.7 Clock Supply (CLK Timing Definition)

The internal clock supply of the TLE5012B is subject to production-specific variations, which have to be considered for all timing specifications.

Table 4-11 Internal clock timing specification

| Parameter                     | Symbol           | Values |      |      | Unit | Note / Test Condition |
|-------------------------------|------------------|--------|------|------|------|-----------------------|
|                               |                  | Min.   | Тур. | Max. |      |                       |
| Digital clock                 | f <sub>DIG</sub> | 22.8   | 24   | 25.8 | MHz  |                       |
| Internal oscillator frequency | f <sub>CLK</sub> | 3.8    | 4.0  | 4.3  | MHz  |                       |

In order to fix the IC timing and synchronize the TLE5012B with other ICs in a system, it can be switched to operate with an external clock signal supplied to the IFC pin. The clock input signal must fulfill certain requirements:

- The high or low pulse width must not exceed the specified values, because the PLL needs a minimum pulse width and must be spike-filtered.
- The duty cycle factor should typically be 50%, but it can vary between 30% and 70%.
- The PLL is triggered at the positive edge of the clock. If more than 2 edges are missing, a chip reset is generated automatically and the sensor restarts with the internal clock. This is indicated by the S\_RST, and CLK\_SEL bits, and additionally by the Safety Word (see Chapter 4.4.1.2).




Figure 4-6 External CLK timing definition

Table 4-12 External Clock Specification

| Parameter                      | Symbol              | Values |      |      |     | Note / Test Condition                 |
|--------------------------------|---------------------|--------|------|------|-----|---------------------------------------|
|                                |                     | Min.   | Тур. | Max. |     |                                       |
| Input frequency                | f <sub>CLK</sub>    | 3.8    | 4.0  | 4.3  | MHz |                                       |
| CLK duty cycle <sup>1)2)</sup> | CLK <sub>DUTY</sub> | 30     | 50   | 70   | %   |                                       |
| CLK rise time                  | t <sub>CLKr</sub>   |        |      | 30   | ns  | From V <sub>L</sub> to V <sub>H</sub> |
| CLK fall time                  | t <sub>CLKf</sub>   |        |      | 30   | ns  | From V <sub>H</sub> to V <sub>L</sub> |

 $<sup>\</sup>overline{\ \ \ \ \ \ \ \ \ \ \ \ }$  1) Minimum duty cycle factor:  $t_{CLKh(min)}$  /  $t_{CLK}$  with  $t_{CLK}$ = 1 /  $f_{CLK}$ 

<sup>2)</sup> Maximum duty cycle factor:  $t_{CLKh(max)}$  /  $t_{CLK}$  with  $t_{CLK}$ = 1 /  $f_{CLK}$ 



#### 4.4 Interfaces

#### 4.4.1 Synchronous Serial Communication (SSC)

The 3-pin SSC interface consists of a bi-directional push-pull (tri-state on receive) or open-drain data pin (configurable with SSC\_OD bit) and the serial clock and chip-select input pins. The SSC Interface is designed to communicate with a microcontroller peer-to-peer for fast applications.

#### 4.4.1.1 SSC Timing Definition




Figure 4-7 SSC timing

## SSC Inactive Time (CS<sub>off</sub>)

The SSC inactive time defines the delay time after a transfer before the TLE5012B can be selected again.

Table 4-13 SSC push-pull timing specification

| Symbol                | Values  |   |   | Unit  | Note / Test Condition                                 |  |
|-----------------------|---|---|---|---|---|--|
|                       | Min.  | Тур.  | Max.  |   |   |  |
| f <sub>SSC</sub>      |   | 8.0   |   | Mbit/s  | 1)  |  |
| t <sub>CSs</sub>      | 105   |   |   | ns  | 1)  |  |
| t <sub>CSh</sub>      | 105   |   |   | ns  | 1)  |  |
| t <sub>CSoff</sub>    | 600   |   |   | ns  | SSC inactive time <sup>1)</sup>                       |  |
| t <sub>SCKp</sub>     | 120   | 125   |   | ns  | 1)  |  |
| t <sub>SCKh</sub>     | 40  |   |   | ns  | 1)  |  |
| t <sub>SCKI</sub>     | 30  |   |   | ns  | 1)  |  |
| t <sub>DATAs</sub>    | 25  |   |   | ns  | 1)  |  |
| t <sub>DATAh</sub>    | 40  |   |   | ns  | 1)  |  |
| t <sub>wr_delay</sub> | 130   |   |   | ns  | 1)  |  |
| t <sub>CSupdate</sub> | 1   |   |   | μS  | See Figure 4-11 <sup>1)</sup>                         |  |
| t <sub>SCKoff</sub>   | 170   |   |   | ns  | 1)  |  |
|                       | $f_{\rm SSC}$ $t_{\rm CSs}$ $t_{\rm CSoff}$ $t_{\rm SCKp}$ $t_{\rm SCKh}$ $t_{\rm DATAs}$ $t_{\rm DATAh}$ $t_{\rm wr_delay}$ $t_{\rm CSupdate}$ | $\begin{array}{c cccc} \textbf{Min.} & & & & \\ f_{SSC} & & & & \\ t_{CSs} & & 105 \\ \hline & t_{CSh} & & 105 \\ \hline & t_{CSoff} & & 600 \\ \hline & t_{SCKp} & & 120 \\ \hline & t_{SCKh} & & 40 \\ \hline & t_{SCKI} & & 30 \\ \hline & t_{DATAs} & & 25 \\ \hline & t_{DATAh} & & 40 \\ \hline & t_{wr\_delay} & & 130 \\ \hline & t_{CSupdate} & & 1 \\ \hline \end{array}$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ |  |

<sup>1)</sup> Not subject to production test - verified by design/characterization



Table 4-14 SSC open-drain timing specification

| Parameter        | Symbol                | Values |      |      | Unit   | Note / Test Condition              |
|------------------|-----------------------|--------|------|------|--------|------------------------------------|
|                  |                       | Min.   | Тур. | Max. |        |                                    |
| SSC baud rate    | f <sub>SSC</sub>      |        | 2.0  |      | Mbit/s | Pull-up Resistor = $1k\Omega^{1)}$ |
| CSQ setup time   | t <sub>CSs</sub>      | 300    |      |      | ns     | 1)                                 |
| CSQ hold time    | t <sub>CSh</sub>      | 400    |      |      | ns     | 1)                                 |
| CSQ off          | t <sub>CSoff</sub>    | 600    |      |      | ns     | SSC inactive time <sup>1)</sup>    |
| SCK period       | t <sub>SCKp</sub>     | 500    |      |      | ns     | 1)                                 |
| SCK high         | t <sub>SCKh</sub>     |        | 190  |      | ns     | 1)                                 |
| SCK low          | t <sub>SCKI</sub>     |        | 190  |      | ns     | 1)                                 |
| DATA setup time  | t <sub>DATAs</sub>    | 25     |      |      | ns     | 1)                                 |
| DATA hold time   | t <sub>DATAh</sub>    | 40     |      |      | ns     | 1)                                 |
| Write read delay | t <sub>wr_delay</sub> | 130    |      |      | ns     | 1)                                 |
| Update time      | t <sub>CSupdate</sub> | 1      |      |      | μS     | See Figure 4-11 <sup>1)</sup>      |
| SCK off          | t <sub>SCKoff</sub>   | 170    |      |      | ns     | 1)                                 |

<sup>1)</sup> Not subject to production test - verified by design/characterization



#### 4.4.1.2 SSC Data Transfer

The SSC data transfer is word-aligned. The following transfer words are possible:

- Command Word (to access and change operating modes of the TLE5012B)
- Data words (any data transferred in any direction)
- Safety Word (confirms the data transfer and provides status information)




Figure 4-8 SSC data transfer (data-read example)




Figure 4-9 SSC data transfer (data-write example)

#### **Command Word**

SSC Communication between the TLE5012B and a microcontroller is generally initiated by a command word. The structure of the command word is shown in **Table 4-15**. If an update is triggered by shortly pulling low CSQ without a clock on SCK a snapshot of all system values is stored in the update registers simultaneously. A read command with the UPD bit set then allows to readout this consistent set of values instead of the current values. Bits with an update buffer are marked by an "u" in the Type column in register descriptions. The initialization of such an update is described on page **33**.

Table 4-15 Structure of the Command Word

| Name | Bits   | Description  |
|------|--------|--|
| RW   | [15]   | Read - Write 0: Write 1: Read  |
| Lock | [1411] | 4-bit Lock Value  0000 <sub>B</sub> : Default operating access for addresses 0x00:0x04  1010 <sub>B</sub> : Configuration access for addresses 0x05:0x11 |



Table 4-15 Structure of the Command Word (cont'd)

| Name | Bits | Description  |
|------|------|--|
| UPD  | [10] | Update-Register Access 0: Access to current values |
|      |      | 1: Access to values in update buffer               |
| ADDR | [94] | 6-bit Address                                      |
| ND   | [30] | 4-bit Number of Data Words                         |

#### **Safety Word**

The safety word consists of the following bits:

Table 4-16 Structure of the Safety Word

| Name               | Bits                      | Description   |  |  |  |  |
|--------------------|---------------------------|---|--|--|--|--|
| STAT <sup>1)</sup> | Chip and Interface Status |   |  |  |  |  |
|                    | [15]                      | Indication of chip reset or watchdog overflow (resets after readout) via SSC 0: Reset occurred 1: No reset  |  |  |  |  |
|                    | [14]                      | System error (e.g. overvoltage; undervoltage; V <sub>DD</sub> -, GND- off; ROM;) 0: Error occurred (S_VR; S_DSPU; S_OV; S_XYOL: S_MAGOL; S_FUSE; S_ROM; S_ADCT) 1: No error |  |  |  |  |
|                    | [13]                      | Interface access error (access to wrong address; wrong lock) 0: Error occurred 1: No error  |  |  |  |  |
|                    | [12]                      | Valid angle value (NO_GMR_A = 0; NO_GMR_XY = 0) 0: Angle value invalid 1: Angle value valid   |  |  |  |  |
| RESP               | [118]                     | Sensor number response indicator The sensor number bit is pulled low and the other bits are high  |  |  |  |  |
| CRC                | [70]                      | Cyclic Redundancy Check (CRC)   |  |  |  |  |

<sup>1)</sup> When an error occurs, the corresponding status bit in the safety word remains "low" until the STAT register (address 00<sub>H</sub>) is read via SSC interface.

#### **Bit Types**

The types of bits used in the registers are listed here:

Table 4-17 Bit Types

| Abbreviation Function |        | Description  |  |  |  |  |
|-----------------------|--------|--|--|--|--|--|
| r                     | Read   | Read-only registers  |  |  |  |  |
| W                     | Write  | Read and write registers   |  |  |  |  |
| u                     | Update | Update buffer for this bit is present. If an update is issued and the Update-Register Access bit (UPD in Command Word) is set, the immediate values are stored in this update buffer simultaneously. This allows a snapshot of all necessary system parameters at the same time. |  |  |  |  |



#### **Data communication via SSC**




Figure 4-10 SSC bit ordering (read example)




Figure 4-11 Update of update registers

The data communication via SSC interface has the following characteristics:

- The data transmission order is Most-Significant Bit (MSB) first, Last-Significant Bit (LSB) last.
- Data is put on the data line with the rising edge on SCK and read with the falling edge on SCK.
- The SSC Interface is word-aligned. All functions are activated after each transmitted word.
- After every data transfer with ND ≥ 1, the 16-bit Safety Word is appended by the TLE5012B.
- A "high" condition on the Chip Select pin (CSQ) of the selected TLE5012B interrupts the transfer immediately. The CRC calculator is automatically reset.
- After changing the data direction, a delay t<sub>wr\_delay</sub> (see Table 4-14) has to be implemented before continuing the data transfer. This is necessary for internal register access.
- If in the Command Word the number of data is greater than 1 (ND > 1), then a corresponding number of consecutive registers is read, starting at the address given by ADDR.
- In case an overflow occurs at address 3F<sub>H</sub>, the transfer continues at address 00<sub>H</sub>.
- If in the Command Word the number of data is zero (ND = 0), the register at the address given by ADDR is read, but no Safety Word is sent by the TLE5012B. This allows a fast readout of one register.
- At a rising edge of CSQ without a preceding data transfer (no SCK pulse, see Figure 4-11), the content of all
  registers which have an update buffer is saved into the buffer. This procedure serves to take a snapshot of all
  relevant sensor parameters at a given time. The content of the update buffer can then be read by sending a
  read command for the desired register and setting the UPD bit of the Command Word to "1".
- After sending the Safety Word, the transfer ends. To start another data transfer, the CSQ has to be deselected
  once for at least t<sub>CSoff</sub>.
- By default, the SSC interface is set to push-pull. The push-pull driver is active only if the TLE5012B has to send data, otherwise the DATA pin is set to high-impedance.



#### Cyclic Redundancy Check (CRC)

- This CRC is according to the J1850 Bus Specification.
- Every new transfer restarts the CRC generation.
- Every Byte of a transfer will be taken into account to generate the CRC (also the sent command(s)).
- Generator polynomial: X8+X4+X3+X2+1, but for the CRC generation the fast-CRC generation circuit is used (see Figure 4-12)
- The seed value of the fast CRC circuit is '111111111'.
- · The remainder is inverted before transmission.




Figure 4-12 Fast CRC polynomial division circuit

#### 4.4.2 Pulse Width Modulation (PWM) Interface

The Pulse Width Modulation (PWM) interface can be selected via SSC (IF\_MD = '01').

The PWM update rate can be programmed within the register 0E<sub>H</sub> (IFAB\_RES) in the following steps:

- ~0.25 kHz with 12-bit resolution
- ~0.5 kHz with 12-bit resolution
- ~1.0 kHz with 12-bit resolution
- ~2.0 kHz with 12-bit resolution

PWM uses a square wave with constant frequency whose duty cycle is modulated according to the last measured angle value (AVAL register).

**Figure 4-13** shows the principal behavior of a PWM with various duty cycles and the definition of timing values. The duty cycle of a PWM is defined by the following general formulas:

$$Duty \ Cycle = \frac{t_{on}}{t_{PWM}}$$

$$t_{PWM} = t_{on} + t_{off}$$

$$f_{PWM} = \frac{1}{t_{PWM}}$$
(4.2)

The duty cycle range between 0 - 6.25% and 93.75 - 100% is used only for diagnostic purposes. In case the sensor detects an error, the corresponding error bit in the Status register is set and the PWM duty cycle goes to the lower (0 - 6.25%) or upper (93.75 - 100%) diagnostic range, depending on the kind of error (see "Output duty cycle range" in **Table 4-18**). Except for an S\_ADCT error, an error is only indicated by the corresponding diagnostic duty-cycle as long as it persists, but at least once. However the value in the status register will remain until a readout via the SSC interface or a chip reset is performed. An S\_ADCT error on the other side will be transmitted until the next chip reset. This fail-safe diagnostic function can be disabled via the MOD 4 register.

Sensors with preset PWM are available as TLE5012B E50x0.






Figure 4-13 Typical example of a PWM signal

Table 4-18 PWM interface

| Parameter                | Symbol            | Values |      |       | Unit | Note / Test Condition  |
|--------------------------|-------------------|--------|------|-------|------|--|
|                          |                   | Min.   | Тур. | Max.  |      |  |
| PWM output frequencies   | f <sub>PWM1</sub> | 232    | 244  | 262   | Hz   | 1)   |
| (Selectable by IFAB_RES) | f <sub>PWM2</sub> | 464    | 488  | 525   | Hz   | 1)   |
|                          | f <sub>PWM3</sub> | 929    | 977  | 1050  | Hz   | 1)   |
|                          | f <sub>PWM4</sub> | 1855   | 1953 | 2099  | Hz   | 1)   |
| Output duty cycle range  | DY <sub>PWM</sub> | 6.25   |      | 93.75 | %    | Absolute angle <sup>1)</sup>   |
|                          |                   |        | 2    |       | %    | Electrical Error (S_RST; S_VR) <sup>1)</sup>                             |
|                          |                   |        | 98   |       | %    | System error (S_FUSE;<br>S_OV; S_XYOL;<br>S_MAGOL; S_ADCT) <sup>1)</sup> |
|                          |                   | 0      |      | 1     | %    | Short to GND <sup>1)</sup>   |
|                          |                   | 99     |      | 100   | %    | Short to V <sub>DD</sub> , power loss <sup>1)</sup>                      |

<sup>1)</sup> Not subject to production test - verified by design/characterization

The PWM frequency is derived from the digital clock via

$$f_{\text{PWM}} = \frac{f_{\text{DIG}} * 2^{\text{IFAB\_RES}}}{24 * 4096}$$
 (4.3)

The min/max values given in **Table 4-18** take into account the internal digital clock variation specified in **Chapter 4.3.7**. If external clock is used, the variation of the PWM frequency can be derived from the variation of the external clock using **Equation (4.3)**.



### 4.4.3 Short PWM Code (SPC)

The Short PWM Code (SPC) is a synchronized data transmission based on the SENT protocol (Single Edge Nibble Transmission) defined by SAE J2716. As opposed to SENT, which implies a continuous transmission of data, the SPC protocol transmits data only after receiving a specific trigger pulse from the microcontroller. The required length of the trigger pulse depends on the sensor number, which is configurable. Thereby, SPC allows the operation of up to four sensors on one bus line.

SPC enables the use of enhanced protocol functionality due to the ability to select between various sensor slaves (ID selection). The slave number (S\_NR) can be given by the external circuit of SCK and IFC pin. In case of  $V_{DD}$  on SCK, the S\_NR[0] can be set to 1 and in the case of GND on SCK the S\_NR[0] is equal to 0. S\_NR[1] can be adjusted in the same way by the IFC pin.

As in SENT, the time between two consecutive falling edges defines the value of a 4-bit nibble, thus representing numbers between 0 and 15. The transmission time therefore depends on the transmitted data values. The single edge is defined by a 3 Unit Time (UT, see **Chapter 4.4.3.1**) low pulse on the output, followed by the high time defined in the protocol (nominal values, may vary depending on the tolerance of the internal oscillator and the influence of external circuitry). All values are multiples of a unit time frame concept. A transfer consists of the following parts (**Figure 4-14**):

- A trigger pulse by the master, which initiates the data transmission
- · A synchronization period of 56 UT (in parallel, a new sample is calculated)
- A status nibble of 12-27 UT
- Between 3 and 6 data nibbles of 12-27 UT
- A CRC nibble of 12-27 UT
- An end pulse to terminate the SPC transmission




Figure 4-14 SPC frame example

The CRC checksum includes the status nibble and the data nibbles, and can be used to check the validity of the decoded data. The sensor is available for the next trigger pulse  $90\mu$ s after the falling edge of the end pulse (see Figure 4-15).




Figure 4-15 SPC pause timing diagram

In SPC mode, the sensor does not continuously calculate an angle from the raw data. Instead, the angle calculation is started by the trigger nibble from the master. In this mode, the AVAL register, which stores the angle value and can be read via SSC, contains the angle which was calculated after the last SPC trigger nibble.



In parallel to SPC, the SSC interface can be used for individual configuration. The number of transmitted SPC nibbles can be changed to customize the amount of information sent by the sensor. The frame contains a 16-bit angle value and an 8-bit temperature value in the full configuration (Table 4-19).

Sensors with preset SPC are available as TLE5012B E9000

Table 4-19 Frame configuration

| Frame type                      | IFAB_RES |    | Data nibbles |
|---------------------------------|----------|----|--------------|
| 12-bit angle                    |          | 00 | 3 nibbles    |
| 16-bit angle                    |          | 01 | 4 nibbles    |
| 12-bit angle, 8-bit temperature |          | 10 | 5 nibbles    |
| 16-bit angle, 8-bit temperature |          | 11 | 6 nibbles    |

The status nibble, which is sent with each SPC data frame, provides an error indication similar to the Safety Word of the SSC protocol. In case the sensor detects an error, the corresponding error bit in the Status register is set and either the bit SYS\_ERR or the bit ELEC\_ERR of the status nibble will be "high", depending on the kind of error (see **Table 4-20**). Except for an S\_ADCT error, an error is only indicated by the corresponding error bit in the status nibble as long as it persists, but at least once. However the value in the status register will remain until a read-out via the SSC interface or a chip reset is performed. An S\_ADCT error on the other side will be transmitted until the next chip reset. The fail-safe diagnostic function can be disabled via the MOD\_4 register.

Table 4-20 Structure of status nibble

| Name     | Bits | Description  |
|----------|------|--|
| SYS_ERR  | [3]  | Indication of system error (S_FUSE, S_OV, S_XYOL, S_MAGOL, S_ADCT)  0: No system error  1: System error occurred |
| ELEC_ERR | [2]  | Indication of electrical error (S_RST, S_VR)  0: No electrical error  1: Electrical error occurred               |
| S_NR     | [1]  | Slave number bit 1 (level on IFC)  |
|          | [0]  | Slave number bit 0 (level on SCK)  |

#### 4.4.3.1 Unit Time Setup

The basic SPC protocol unit time granularity is defined as 3  $\mu$ s. Every timing is a multiple of this basic time unit. To achieve more flexibility, trimming of the unit time can be done within IFAB\_HYST. This enables a setup of different unit times.

Table 4-21 Predivider setting

| Parameter | Symbol Values  | s    | Unit | Note / Test Condition |    |                              |
|-----------|----------------|------|------|-----------------------|----|------------------------------|
|           |                | Min. | Тур. | Max.                  |    |                              |
| Unit time | $t_{\sf Unit}$ |      | 3.0  |                       | μS | IFAB_HYST = 00 <sup>1)</sup> |
|           |                |      | 2.5  |                       |    | IFAB_HYST = 01 <sup>1)</sup> |
|           |                |      | 2.0  |                       |    | IFAB_HYST = 10 <sup>1)</sup> |
|           |                |      | 1.5  |                       |    | IFAB_HYST = 11 <sup>1)</sup> |

<sup>1)</sup> Not subject to production test - verified by design/characterization



### 4.4.3.2 Master Trigger Pulse Requirements

An SPC transmission is initiated by a master trigger pulse on the IFA pin. To detect a low-level on the IFA pin, the voltage must be below a threshold  $V_{th}$ . The sensor detects that the IFA line has been released as soon as  $V_{th}$  is crossed. Figure 4-16 shows the timing definitions for the master pulse. The master low time  $t_{mlow}$  as well as the total trigger time  $t_{mtr}$  are given in Table 4-22.

If the master low time exceeds the maximum low time, the sensor does not respond and is available for a next triggering 30  $\mu$ s after the master pulse crosses V<sub>thr</sub>.  $t_{md,tot}$  is the delay between internal triggering of the falling edge in the sensor and the triggering of the ECU.




Figure 4-16 SPC Master pulse timing

Table 4-22 Master pulse parameters

| Parameter            | Symbol          |          | Values                   | S  | Unit     | Note / Test Condition            |
|----------------------|-----------------|----------|--------------------------|----|----------|----------------------------------|
|                      |                 | Min.     | Min. Typ. Max.           |    |          |                                  |
| Threshold            | $V_{th}$        |          | 50                       |    | % of     | 1)                               |
|                      |                 |          |                          |    | $V_{DD}$ |                                  |
| Threshold hysteresis | $V_{thhyst}$    |          | 8                        |    | % of     | $V_{DD} = 5 V^{1)}$              |
|                      |                 | $V_{DD}$ | $V_{DD} = 3 V^{1)}$      |    |          |                                  |
| Total trigger time   | $t_{mtr}$       |          | 90                       |    | UT       | SPC_Trigger = 0; <sup>1)2)</sup> |
|                      |                 |          | t <sub>mlow</sub><br>+12 |    | UT       | SP_Trigger = 1 <sup>1)</sup>     |
| Master low time      | $t_{mlow}$      | 8        | 12                       | 14 | UT       | S_NR =00 <sup>1)</sup>           |
|                      |                 | 16       | 22                       | 27 |          | S_NR =01 <sup>1)</sup>           |
|                      |                 | 29       | 39                       | 48 |          | S_NR =10 <sup>1)</sup>           |
|                      |                 | 50       | 66                       | 81 |          | S_NR =11 <sup>1)</sup>           |
| Master delay time    | $t_{ m md,tot}$ |          | 5.8                      |    | μS       | 1)                               |

<sup>1)</sup> Not subject to production test - verified by design/characterization

#### 4.4.3.3 Checksum Nibble Details

The checksum nibble is a 4-bit CRC of the data nibbles including the status nibble. The CRC is calculated using a polynomial  $x^4+x^3+x^2+1$  with a seed value of  $0101_B$ . The remainder after the last data nibble is transmitted as CRC.

<sup>2)</sup> Trigger time in the sensor is fixed to the number of units specified in the "typ." column, but the effective trigger time varies due to the sensor's clock variation



## 4.4.4 Hall Switch Mode (HSM)

The Hall Switch Mode (HSM) within the TLE5012B makes it possible to emulate the output of 3 Hall switches. Hall switches are often used in electrical commutated motors to determine the rotor position. With these 3 output signals, the motor will be commutated in the right way. Depending on which pole pairs of the rotor are used, various electrical periods have to be controlled. This is selectable within  $0E_H$  (HSM\_PLP). Figure 4-17 depicts the three output signals with the relationship between electrical angle and mechanical angle. The mechanical  $0^{\circ}$  point is always used as reference.

The HSM is generally used with push-pull output, but it can be changed to open-drain within the register IFAB\_OD. Sensors with preset HSM are available as TLE5012B E3005.




Figure 4-17 Hall Switch Mode

The HSM Interface can be selected via SSC (IF\_MD = 010).

Table 4-23 Hall Switch Mode

| Parameter      | Symbol | Value |      | es    | Unit | Init Note / Test Condition |  |
|----------------|--------|-------|------|-------|------|----------------------------|--|
|                |        | Min.  | Тур. | Max.  |      |                            |  |
| Rotation speed | n      |       |      | 10000 | rpm  | Mechanical <sup>2)</sup>   |  |



Table 4-23 Hall Switch Mode (cont'd)

| Parameter                             | Symbol                  |      | Values | s     | Unit | Note / Test Condition                            |
|---------------------------------------|-------------------------|------|--------|-------|------|--|
|                                       |                         | Min. | Тур.   | Max.  |      |  |
| Electrical angle accuracy             | $\alpha_{\text{elect}}$ |      | 0.6    | 1     | 0    | 1 pole pair with autocalibration <sup>1)2)</sup> |
|                                       |                         |      | 1.2    | 2     | 0    | 2 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 1.8    | 3     | 0    | 3 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 2.4    | 4     | 0    | 4 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 3.0    | 5     | 0    | 5 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 3.6    | 6     | 0    | 6 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 4.2    | 7     | 0    | 7 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 4.8    | 8     | 0    | 8 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 5.4    | 9     | 0    | 9 pole pairs with autocal. 1)2)                  |
|                                       |                         |      | 6.0    | 10    | 0    | 10 pole pairs with autocal. 1)2)                 |
|                                       |                         |      | 6.6    | 11    | 0    | 11 pole pairs with autocal. 1)2)                 |
|                                       |                         |      | 7.2    | 12    | 0    | 12 pole pairs with autocal. 1)2)                 |
|                                       |                         |      | 7.8    | 13    | 0    | 13 pole pairs with autocal. 1)2)                 |
|                                       |                         |      | 8.4    | 14    | 0    | 14 pole pairs with autocal. 1)2)                 |
|                                       |                         |      | 9.0    | 15    | 0    | 15 pole pairs with autocal. 1)2)                 |
|                                       |                         |      | 9.6    | 16    | 0    | 16 pole pairs with autocal. 1)2)                 |
| Mechanical angle switching hysteresis | α <sub>HShystm</sub>    | 0    |        | 0.703 | 0    | Selectable by IFAB_HYST <sup>2)3)4)</sup>        |



Table 4-23 Hall Switch Mode (cont'd)

| Parameter   | Symbol              |      | Values | 5    | Unit | Note / Test Condition                          |
|---|---------------------|------|--------|------|------|--|
|   |                     | Min. | Тур.   | Max. |      |  |
| Electrical angle switching hysteresis <sup>5)</sup> | $\alpha_{HShystel}$ |      | 0.70   |      | 0    | 1 pole pair;<br>IFAB_HYST=11 <sup>1)2)</sup>   |
|   |                     |      | 1.41   |      | 0    | 2 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 2.11   |      | 0    | 3 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 2.81   |      | 0    | 4 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 3.52   |      | 0    | 5 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 4.22   |      | 0    | 6 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 4.92   |      | 0    | 7 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 5.62   |      | 0    | 8 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 6.33   |      | 0    | 9 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup>  |
|   |                     |      | 7.03   |      | 0    | 10 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
|   |                     |      | 7.73   |      | 0    | 11 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
|   |                     |      | 8.44   |      | 0    | 12 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
|   |                     |      | 9.14   |      | 0    | 13 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
|   |                     |      | 9.84   |      | 0    | 14 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
|   |                     |      | 10.55  |      | 0    | 15 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
|   |                     |      | 11.25  |      | 0    | 16 pole pairs;<br>IFAB_HYST=11 <sup>1)2)</sup> |
| Fall time   | t <sub>HSfall</sub> |      | 0.02   | 1    | μS   | $R_L = 2.2k\Omega; C_L < 50pF^{2)}$            |
| Rise time   | t <sub>HSrise</sub> |      | 0.4    | 1    | μS   | $R_L = 2.2k\Omega; C_L < 50pF^{2)}$            |

<sup>1)</sup> Depends on internal oscillator frequency variation (Section 4.3.7)

To avoid switching due to mechanical vibrations of the rotor, an artificial hysteresis is recommended (Figure 4-18).

<sup>2)</sup> Not subject to production test - verified by design/characterization

<sup>3)</sup> GMR hysteresis not considered

<sup>4)</sup> Minimum hysteresis without switching

<sup>5)</sup> The hysteresis has to be considered only at change of rotation direction






Figure 4-18 HS hysteresis

## 4.4.5 Incremental Interface (IIF)

The Incremental Interface (IIF) emulates the operation of an optical quadrature encoder with a 50% duty cycle. It transmits a square pulse per angle step, where the width of the steps can be configured from 9bit (512 steps per full rotation) to 12bit (4096 steps per full rotation) within the register MOD\_4 (IFAB\_RES). The rotation direction is given either by the phase shift between the two channels IFA and IFB (A/B mode) or by the level of the IFB channel (Step/Direction mode), as shown in Figure 4-19 and Figure 4-20. The incremental interface can be configured for A/B mode or Step/Direction mode in register MOD\_1 (IIF MOD).

Using the Incremental Interface requires an up/down counter on the microcontroller, which counts the pulses and thus keeps track of the absolute position. The counter can be synchronized periodically by using the SSC interface in parallel. The angle value (AVAL register) read out by the SSC interface can be compared to the stored counter value. In case of a non-synchronization, the microcontroller adds the difference to the actual counter value to synchronize the TLE5012B with the microcontroller.

After startup, the IIF transmits a number of pulses which correspond to the actual absolute angle value. Thus, the microcontroller gets the information about the absolute position. The Index Signal that indicates the zero crossing is available on the IFC pin.

Sensors with preset IIF are available as TLE5012B E1000.

#### A/B Mode

The phase shift between phases A and B indicates either a clockwise (A follows B) or a counterclockwise (B follows A) rotation of the magnet.




Figure 4-19 Incremental interface with A/B mode



#### **Step/Direction Mode**

Phase A pulses out the increments and phase B indicates the direction.




Figure 4-20 Incremental interface with Step/Direction mode

Table 4-24 Incremental Interface

| Parameter                    | Symbol           |      | Values |      | Values Unit Note / Test Condition |  |
|------------------------------|------------------|------|--------|------|-----------------------------------|--|
|                              |                  | Min. | Тур.   | Max. |                                   |  |
| Incremental output frequency | f <sub>Inc</sub> |      |        | 1.0  | MHz                               | Frequency of phase A and phase B <sup>1)</sup> |
| Index pulse width            | t <sub>o°</sub>  |      | 5      |      | μS                                | 0°1)   |

<sup>1)</sup> Not subject to production test - verified by design/characterization

#### 4.5 Test Mechanisms

#### 4.5.1 ADC Test Vectors

In order to test the correct functionality of the ADCs, the ADC inputs can be switched from the GMR bridge outputs to a chain of fixed resitors which act as a voltage divider. The ADCs are then fed with test vectors of fixed voltages to simulate a set of magnet positions. The functionality of the ADCs is verified by checking the angle value (AVAL register) for each test vector. This test is activated via SSC command within the SIL register (ADCTV\_EN). Registers ADCTV\_Y and ADCTV\_X are used to select the test vector, as shown in Figure 4-21.

The following X/Y ADC values can be programmed:

- 4 points, circle amplitude = 70% (0°.90°, 180°, 270°)
- 8 points, circle amplitude = 100% (0°, 45°, 90°, 135°, 180°, 225°, 270°, 315°)
- 8 points, circle amplitude = 122.1% (35.3°, 54.7°, 125.3°, 144.7°, 215.3°, 234.7°, 305.3°, 324.7°)
- 4 points, circle amplitude = 141.4% (45°, 135°, 225°, 315°)

Note: The 100% values typically correspond to 21700 digits and the 70% values to 15500 digits.

Table 4-25 ADC test vectors

| Register bits     | X/Y values (decimal) |        |      |  |  |  |  |  |
|-------------------|----------------------|--------|------|--|--|--|--|--|
|                   | Min.                 | Тур.   | Max. |  |  |  |  |  |
| 000               |                      | 0      |      |  |  |  |  |  |
| 001               |                      | 15500  |      |  |  |  |  |  |
| 010               |                      | 21700  |      |  |  |  |  |  |
| 011               |                      | 32767  |      |  |  |  |  |  |
| 100 <sup>1)</sup> |                      | 0      |      |  |  |  |  |  |
| 101               |                      | -15500 |      |  |  |  |  |  |



Table 4-25 ADC test vectors (cont'd)

| Register bits | X/Y values (decimal) |        |      |  |  |  |  |
|---------------|----------------------|--------|------|--|--|--|--|
|               | Min.                 | Тур.   | Max. |  |  |  |  |
| 110           |                      | -21700 |      |  |  |  |  |
| 111           |                      | -32768 |      |  |  |  |  |

<sup>1)</sup> Not allowed to use




Figure 4-21 ADC test vectors

### 4.6 Supply Monitoring

The internal voltage nodes of the TLE5012B are monitored by a set of comparators in order to ensure error-free operation. An over- or undervoltage condition must be active at least 256 periods of the digital clock to set the corresponding error bits in the Status register. This works as digital spike suppression.

Over- or undervoltage errors trigger the S\_VR bit of Status register. This error condition is signaled via the in the Safety Word of the SSC protocol, the status nibble of the SPC interface or the lower diagnostic range of the PWM interface.

Table 4-26 Test comparator threshold voltages

| Parameter                     | Symbol           |      | Values | 3    | Unit | Note / Test Condition |
|-------------------------------|------------------|------|--------|------|------|-----------------------|
|                               |                  | Min. | Тур.   | Max. |      |                       |
| Overvoltage detection         | V <sub>OVG</sub> |      | 2.80   |      | V    | 1)                    |
|                               | V <sub>OVA</sub> |      | 2.80   |      | V    | 1)                    |
|                               | V <sub>OVD</sub> |      | 2.80   |      | V    | 1)                    |
| V <sub>DD</sub> overvoltage   | $V_{DDOV}$       |      | 6.05   |      | V    | 1)                    |
| V <sub>DD</sub> undervoltage  | $V_{DDUV}$       |      | 2.70   |      | V    | 1)                    |
| GND - off voltage             | $V_{GNDoff}$     |      | -0.55  |      | V    | 1)                    |
| V <sub>DD</sub> - off voltage | $V_{VDDoff}$     |      | 0.55   |      | V    | 1)                    |
| Spike filter delay            | t <sub>DEL</sub> |      | 10     |      | μS   | 1)                    |

<sup>1)</sup> Not subject to production test - verified by design/characterization



## 4.6.1 Internal Supply Voltage Comparators

Every voltage regulator has an overvoltage (OV) comparator to detect malfunctions. If the nominal output voltage of 2.5 V is larger than  $V_{OVG}$ ,  $V_{OVA}$  and  $V_{OVD}$ , then this overvoltage comparator is activated.

### 4.6.2 V<sub>DD</sub> Overvoltage Detection

The overvoltage detection comparator monitors the external supply voltage at the V<sub>DD</sub> pin.




Figure 4-22 Overvoltage comparator

#### 4.6.3 GND - Off Comparator

The GND - Off comparator is used to detect a voltage difference between the GND pin and SCK. This circuit can detect a disconnection of the supply GND Pin.




Figure 4-23 GND - off comparator

## 4.6.4 V<sub>DD</sub> - Off Comparator

The  $V_{DD}$  - Off comparator detects a disconnection of the VDD pin supply voltage. In this case, the TLE5012B is supplied by the SCK and CSQ input pins via the ESD structures.




Figure 4-24 V<sub>DD</sub> - off comparator



**Pre-Configured Derivates** 

## 5 Pre-Configured Derivates

Derivates of the 5012B are available with different pre-configured register settings for specific applications. The configuration of all derivates can be changed via SSC interface.

### 5.1 IIF-type: E1000

The TLE5012B-E1000 is preconfigured for Incremental Interface and fast angle update period (42.7  $\mu$ s). It is most suitable for BLDC motor commutation.

- Autocalibration mode 1 enabled.
- Prediction enabled.
- Hysteresis is set to 0.703°.
- 12bit mode, one count per 0.088° angle step.
- · Incremental Interface A/B mode.

#### 5.2 HSM-type: E3005

The TLE5012B-E3005 is preconfigured for Hall-Switch-Mode and fast angle update period (42.7  $\mu$ s). It is most suitable as a replacement for three Hall switches for BLDC motor commutation.

- Number of pole pairs is set to 5.
- · Autocalibration mode 1 enabled.
- Prediction enabled.
- Hysteresis is set to 0.703°.

#### 5.3 PWM-type: E5000

The TLE5012B-E5000 is preconfigured for Pulse-Width-Modulation interface. It is most suitable for steering angle and actuator position sensing.

- Filter update period is 85.4 μs.
- PWM frequency is 244 Hz.
- · Autocalibration, Prediction, and Hysteresis are disabled.

#### 5.4 PWM-type: E5020

The TLE5012B-E5020 is preconfigured for Pulse-Width-Modulation interface with high frequency. It is most suitable for steering angle and actuator position sensing.

- Filter update period is 42.7 μs.
- PWM frequency is 1953 Hz.
- Autocalibration mode 2 enabled.
- · Prediction and Hysteresis are disabled.
- · PWM interface is set to open-drain output.

#### 5.5 SPC-type: E9000

The TLE5012B-E9000 is preconfigured for Short-PWM-Code interface. It is most suitable for steering angle and actuator position sensing.

- Filter update period is 85.4 μs.
- · Autocalibration, Prediction, and Hysteresis are disabled.
- SPC unit time is 3 μs.
- · SPC interface is set to open-drain output.

**Package Information** 

# 6 Package Information

## 6.1 Package Parameters

Table 6-1 Package Parameters

| Parameter Sy             | Symbol            | Limit | Value | s       | Unit | Notes             |
|--------------------------|-------------------|-------|-------|---------|------|-------------------|
|                          |                   | Min.  | Тур.  | Max.    |      |                   |
| Thermal resistance       | R <sub>thJA</sub> |       | 150   | 200     | K/W  | Junction to air1) |
|                          | R <sub>thJC</sub> |       |       | 75      | K/W  | Junction to case  |
|                          | R <sub>thJL</sub> |       |       | 85      | K/W  | Junction to lead  |
| Soldering moisture level |                   |       |       | MSL 3   | ,    | 260°C             |
| Lead Frame               |                   |       |       | Cu      |      |                   |
| Plating                  |                   |       | 5     | Sn 1009 | 6    | > 7 µm            |

<sup>1)</sup> according to Jedec JESD51-7

## 6.2 Package Outline




Figure 6-1 PG-DSO-8 package dimension



### **Package Information**




Figure 6-2 Position of sensing element

Table 6-2 Sensor IC placement tolerances in package

| •                     |        | •    | •    |  |
|-----------------------|--------|------|------|--|
| Parameter             | Values |      | Unit | Notes                                  |
|                       | Min.   | Max. |      |  |
| position eccentricity | -200   | 200  | μm   | in X- and Y-direction                  |
| rotation              | -3     | 3    | 0    | affects zero position offset of sensor |
| tilt                  | -3     | 3    | 0    |  |

## 6.3 Footprint




Figure 6-3 Footprint of PG-DSO-8



**Package Information** 

# 6.4 Packing




Figure 6-4 Tape and Reel

## 6.5 Marking

| Position | Marking  | Description                  |  |
|----------|----------|------------------------------|--|
| 1st Line | 012Bxxxx | See ordering table on Page 8 |  |
| 2nd Line | xxx      | Lot code                     |  |
| 3rd Line | Gxxxx    | Ggreen, 4-digitdate code     |  |

#### **Processing**

Note: For processing recommendations, please refer to Infineon's Notes on processing

 $w\ w\ w\ .\ i\ n\ f\ i\ n\ e\ o\ n\ .\ c\ o\ m$ 

Published by Infineon Technologies AG