# MOSFET – Dual, P-Channel, ChipFET

-20 V, -4.1 A

#### **Features**

- Offers an Ultra Low R<sub>DS(ON)</sub> Solution in the ChipFET Package
- Miniature ChipFET Package 40% Smaller Footprint than TSOP-6
- Low Profile (<1.1 mm) Allows it to Fit Easily into Extremely Thin Environments such as Portable Electronics
- Simplifies Circuit Design since Additional Boost Circuits for Gate Voltages are not Required
- Operated at Standard Logic Level Gate Drive, Facilitating Future Migration to Lower Levels using the same Basic Topology
- Pb-Free Package is Available

#### **Applications**

- Optimized for Battery and Load Management Applications in Portable Equipment such as MP3 Players, Cell Phones, and PDAs
- Charge Control in Battery Chargers
- Buck and Boost Converters

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Р	Symbol	Value	Unit		
Drain-to-Source Vo	$V_{DSS}$	-20	V		
Gate-to-Source Vo	ltage		V <sub>GS</sub>	±8.0	V
Continuous Drain	Stoody State	T <sub>A</sub> = 25°C	I <sub>D</sub>	-2.9	Α
Current (Note 1)	Steady State	T <sub>A</sub> = 85°C		-2.1	
	t ≤ 10 s T <sub>A</sub> = 25°C			-4.1	
Power Dissipation Steady State		T 0500	$P_{D}$	1.1	W
(Note 1)	t ≤ 10 s	T <sub>A</sub> = 25°C		2.1	
Pulsed Drain Current	t <sub>p</sub> = 10	I <sub>DM</sub>	-16	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	ô
Source Current (Body Diode)			Is	-1.1	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient, Steady State (Note 1)	ם	113	°C/W
Junction-to-Ambient, t ≤ 10s (Note 1)	$R_{\theta JA}$	60	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)


1



# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX
	64 mΩ @ -4.5 V	
-20 V	85 mΩ @ -2.5 V	-4.1 A
	120 mΩ @ –1.8 V	




P-Channel MOSFET

P-Channel MOSFET



ChipFET CASE 1206A STYLE 2



C7 = Specific Device Code

M = Month Code

= Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTHD4102PT1	ChipFET	3000/Tape & Reel
NTHD4102PT1G	ChipFET (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Test Condition	Min	Тур	Max	Unit
	•				
V <sub>(Br)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20			V
V <sub>(Br)DSS/</sub> T <sub>J</sub>			-15		mV/°C
I <sub>DSS</sub>	$V_{GS} = 0 V$ $T_{J} = 25^{\circ}C$ $V_{DS} = -16 V$ $T_{J} = 85^{\circ}C$			-1.0 -5.0	μΑ
I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8.0 \text{ V}$			±100	nA
		1	l	ı	I
V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.45		-1.5	V
V <sub>GS(TH)/</sub> T <sub>J</sub>			2.7		mV/°C
R <sub>DS(ON)</sub>	$V_{GS} = -4.5 \text{ V}, I_D = -2.9 \text{ A}$		64	80	mΩ
	$V_{GS} = -2.5 \text{ V}, I_D = -2.2 \text{ A}$		85	110	
	V <sub>DS</sub> = -1.8 V, I <sub>D</sub> = -1.0 A		120	170	
9FS	$V_{DS} = -10 \text{ V}, I_D = -2.9 \text{ A}$		7.0		S
CE			•		
C <sub>ISS</sub>	V <sub>GS</sub> = 0 V. f = 1.0 MHz.		750		pF
Coss	V <sub>DS</sub> = -16 V		100		
C <sub>RSS</sub>			45		
Q <sub>G(TOT)</sub>			7.6	8.6	nC
Q <sub>GS</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -16 \text{ V},$ $I_{D} = -2.6 \text{ A}$		1.3		
Q <sub>GD</sub>			2.6		
t <sub>d(ON)</sub>			5.5	10	ns
t <sub>r</sub>	$V_{GS} = -4.5 \text{ V}, V_{DD} = -16 \text{ V},$		12	25	
t <sub>d(OFF)</sub>	$I_D = -2.6 \text{ A}, R_G = 2.0 \Omega$		32	40	
t <sub>f</sub>			23	35	
V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.1 A		-0.8	-1.2	V
t <sub>RR</sub>			20	40	ns
ta	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$		15		
tb	I <sub>S</sub> = 1.0 A		5		
LD					
	V(Br)DSS V(Br)DSS/TJ  IDSS  IGSS  VGS(TH) VGS(TH)/TJ  RDS(ON)  GFS  CE  CISS COSS CRSS QG(TOT) QGS QGD  td(ON) tr td(OFF) tf VSD tRR ta	$\begin{array}{ c c c }\hline V_{(Br)DSS} & V_{GS} = 0 \ V, \ I_D = -250 \ \mu A \\ \hline V_{(Br)DSS/TJ} & \\ \hline I_{DSS} & V_{GS} = 0 \ V \\ V_{DS} = -16 \ V & \\ \hline T_J = 85^{\circ}C \\ \hline I_{GSS} & V_{DS} = 0 \ V, \ V_{GS} = \pm 8.0 \ V \\ \hline \hline V_{GS(TH)} & V_{GS} = V_{DS}, \ I_D = -250 \ \mu A \\ \hline V_{GS(TH)/TJ} & \\ \hline R_{DS(ON)} & V_{GS} = -4.5 \ V, \ I_D = -2.9 \ A \\ \hline V_{DS} = -1.8 \ V, \ I_D = -2.2 \ A \\ \hline V_{DS} = -1.8 \ V, \ I_D = -2.9 \ A \\ \hline \hline CE & \\ \hline C_{ISS} & V_{GS} = 0 \ V, \ f = 1.0 \ MHz, \\ \hline V_{CRSS} & Q_{G(TOT)} & \\ \hline Q_{GS} & V_{GS} = -4.5 \ V, \ V_{DS} = -16 \ V, \\ \hline U_{DS} = -2.6 \ A & \\ \hline V_{GS} = -2.6 \ A & \\ \hline \end{array}$	$\begin{array}{ c c c }\hline V_{(Br)DSS} & V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A} & -20 \\ \hline V_{(Br)DSS/TJ} & & & & \\ \hline I_{DSS} & V_{GS} = 0 \text{ V} & & \\ \hline V_{DS} = -16 \text{ V} & & \\ \hline I_{J} = 85^{\circ}\text{C} & \\ \hline I_{GSS} & V_{DS} = 0 \text{ V, } V_{GS} = \pm 8.0 \text{ V} \\ \hline \hline V_{GS(TH)} & V_{GS} = V_{DS,} I_D = -250 \mu\text{A} & -0.45 \\ \hline V_{GS(TH)/TJ} & & & \\ \hline R_{DS(ON)} & V_{GS} = -4.5 \text{ V, } I_D = -2.9 \text{ A} \\ \hline V_{DS} = -1.8 \text{ V, } I_D = -2.2 \text{ A} \\ \hline V_{DS} = -1.8 \text{ V, } I_D = -1.0 \text{ A} \\ \hline V_{DS} = -1.8 \text{ V, } I_D = -2.9 \text{ A} \\ \hline \hline \textbf{CE} & & \\ \hline \hline \textbf{C}_{ISS} & V_{GS} = 0 \text{ V, } f = 1.0 \text{ MHz,} \\ \hline \textbf{C}_{CSS} & V_{GS} = -4.5 \text{ V, } V_{DS} = -16 \text{ V,} \\ \hline \textbf{C}_{RSS} & & \\ \hline \textbf{Q}_{G(TOT)} & & \\ \hline \textbf{Q}_{GS} & & \\ \hline \textbf{Q}_{GD} & & \\ \hline \hline \textbf{V}_{SD} & V_{GS} = -4.5 \text{ V, } V_{DD} = -16 \text{ V,} \\ \hline \textbf{I}_D = -2.6 \text{ A, } R_G = 2.0 \Omega \\ \hline \textbf{V}_{SD} & V_{GS} = 0 \text{ V, } I_S = -1.1 \text{ A} \\ \hline \textbf{t}_{RR} & \\ \hline \textbf{ta} & V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A}/\mu\text{s,} \\ \hline \end{array}$	$\begin{array}{ c c c c }\hline V_{(Br)DSS} & V_{GS} = 0 \ V, \ I_D = -250 \ \mu A & -20 \\ \hline V_{(Br)DSS/TJ} & -15 \\ \hline \\ I_{DSS} & V_{GS} = 0 \ V \\ V_{DS} = -16 \ V \\ \hline \\ I_{GSS} & V_{DS} = 0 \ V, \ V_{GS} = \pm 8.0 \ V \\ \hline \\ V_{GS(TH)} & V_{GS} = V_{DS}, \ I_D = -250 \ \mu A & -0.45 \\ \hline \\ V_{GS(TH)/TJ} & 2.7 \\ \hline \\ R_{DS(ON)} & V_{GS} = -4.5 \ V, \ I_D = -2.9 \ A & 64 \\ \hline \\ V_{GS} = -2.5 \ V, \ I_D = -2.2 \ A & 85 \\ \hline \\ V_{DS} = -1.8 \ V, \ I_D = -1.0 \ A & 120 \\ \hline \\ g_{FS} & V_{DS} = -10 \ V, \ I_D = -2.9 \ A & 7.0 \\ \hline \\ CE & \\ \hline \\ C_{CSS} & V_{GS} = 0 \ V, \ f = 1.0 \ MHz, \\ V_{DS} = -16 \ V & 100 \\ \hline \\ C_{RSS} & 45 \\ \hline \\ Q_{G(TOT)} & V_{GS} = -4.5 \ V, \ V_{DS} = -16 \ V, \\ I_D = -2.6 \ A & 2.6 \\ \hline \\ \hline \\ V_{GS} = -4.5 \ V, \ V_{DD} = -16 \ V, \\ I_D = -2.6 \ A, \ R_G = 2.0 \ \Omega & 32 \\ \hline \\ V_{SD} & V_{GS} = 0 \ V, \ I_S = -1.1 \ A & -0.8 \\ \hline \\ V_{RR} & t_{RR} & 20 \\ \hline \\ t_{RR} & t_{RR} & 20 \\ \hline \\ t_{RR} & t_{RR} & 20 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Pulse test: pulse width ≤ 300 μs, duty cycle ≤ 2%
 Switching characteristics are independent of operating junction temperatures

# TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics






Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. On–Resistance Variation with Temperature





Figure 5. Drain-to-Source Leakage Current vs. Voltage

# TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 6. Capacitance Variation

Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Gate Charge




Figure 8. Resistive Switching Time Variation vs. Gate Resistance




Figure 9. Diode Forward Voltage vs. Current





Figure 10. Maximum Rated Forward Biased Safe Operating Area

ChipFET is a trademark of Vishay Siliconix.



**ChipFET™** 

**DATE 19 MAY 2009** 


#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
  DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е		0.65 BSC 0.025 BSC			)	
e1		0.55 BSC			0.022 BSC	
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ		5° NOM			5° NOM	

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. SOURCE 1	PIN 1. ANODE	PIN 1. COLLECTOR	PIN 1. ANODE	PIN 1. ANODE
<ol><li>DRAIN</li></ol>	<ol><li>GATE 1</li></ol>	2. ANODE	<ol><li>COLLECTOR</li></ol>	<ol><li>ANODE</li></ol>	2. DRAIN
<ol><li>DRAIN</li></ol>	<ol><li>SOURCE 2</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>DRAIN</li></ol>	3. DRAIN
<ol><li>GATE</li></ol>	4. GATE 2	4. GATE	4. BASE	<ol><li>DRAIN</li></ol>	4. GATE
<ol><li>SOURCE</li></ol>	5. DRAIN 2	5. DRAIN	<ol><li>EMITTER</li></ol>	<ol><li>SOURCE</li></ol>	<ol><li>SOURCE</li></ol>
<ol><li>DRAIN</li></ol>	6. DRAIN 2	6. DRAIN	<ol><li>COLLECTOR</li></ol>	6. GATE	6. DRAIN
7. DRAIN	7. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	7. DRAIN
8. DRAIN	8. DRAIN 1	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>	<ol><li>CATHODE</li></ol>	8. CATHODE / DRAIN

## **SOLDERING FOOTPRINT**



#### **GENERIC MARKING DIAGRAM\***



= Specific Device Code XXX

М = Month Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


# **OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2**

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 1 OF 2	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

**DATE 19 MAY 2009** 

## **ADDITIONAL SOLDERING FOOTPRINTS\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON03078D	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	ChipFET		PAGE 2 OF 2	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative