

TPS2291xx 具有受控接通功能的超小型、低导通电阻负载开关

1 特性

- 集成单负载开关
- 四引脚晶圆级芯片规模封装（标称尺寸）
 - 0.9mm × 0.9mm, 0.5mm 间距, 0.5mm 高度 (YZV)
- 输入电压范围: 1.4V 至 5.5V
- 低导通电阻
 - 在 $V_{IN} = 5V$ 时, $r_{\text{导通}} = 60m\Omega$
 - 在 $V_{IN} = 3.3V$ 时, $r_{\text{导通}} = 61m\Omega$
 - 在 $V_{IN} = 1.8V$ 时, $r_{\text{导通}} = 74m\Omega$
 - 在 $V_{IN} = 1.5V$ 时, $r_{\text{导通}} = 84m\Omega$
- 2A 最大持续开关电流
- 低阈值控制输入
- 受控转换率
- 欠压闭锁
- 全时反向电流保护
- 快速输出放电晶体管 (TPS22913B/C 器件)

2 应用范围

- 笔记本电脑和 超极本™
- 平板电脑和机顶盒
- 便携式工业/医疗设备
- 便携式媒体播放器
- 销售点终端
- 全球卫星定位系统 (GPS) 导航器件
- 数码摄像机
- 便携式仪表
- 智能电话 / 无线手持终端

3 说明

TPS22910A、TPS22912C 和 TPS22913B/C 均为具有受控接通功能的小型、低 r_{ON} 负载开关。此器件包括一个 P 通道金属氧化物半导体场效应晶体管 (MOSFET)，可在 1.4V 至 5.5V 的输入电压范围内运行。此开关由一个开/关输入 (ON) 控制，该输入能够与低压通用输入输出 (GPIO) 控制信号直接对接。

TPS22910A、TPS22912C 和 TPS22913B/C 器件在接通和关断状态下均能提供反向电流保护。当输出电压 ($V_{\text{输出}}$) 被 V_{RCP} 驱动至高于输入电压 ($V_{\text{输入}}$) 时，内部反向电压比较器将禁用此电源开关以快速（典型值为 10 μs ）停止流向此开关输入端的电流。反向电流保护一直有效，即便当电源开关被禁用时也是如此。此外，如果此输入电压过低，欠压闭锁 (UVLO) 保护会将此开关关闭。

TPS22913B/C 包含一个 150 Ω 片上负载电阻器，用于在此开关被关闭时进行快速输出放电。


此系列器件提供了多种转换率选项以避免浪涌电流问题（详细信息请参见 [Device Comparison Table](#)），并且采用超小型、节省空间的 4 引脚晶圆级芯片规模封装 (WCSP) 封装，自然通风环境下的额定运行温度范围为 -40°C 至 85°C。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
TPS22910A	DSBGA (4)	0.90mm x 0.90mm
TPS22912C		
TPS22913B		
TPS22913C		

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

4 简化电路原理图



导通状态电阻与输入电压间的关系



目录

<p>1 特性 1</p> <p>2 应用范围..... 1</p> <p>3 说明 1</p> <p>4 简化电路原理图..... 1</p> <p>5 修订历史记录 2</p> <p>6 Device Comparison Table..... 3</p> <p>7 Pin Configuration and Functions 3</p> <p>8 Specifications..... 4</p> <p style="padding-left: 20px;">8.1 Absolute Maximum Ratings 4</p> <p style="padding-left: 20px;">8.2 ESD Ratings..... 4</p> <p style="padding-left: 20px;">8.3 Recommended Operating Conditions..... 4</p> <p style="padding-left: 20px;">8.4 Thermal Information 4</p> <p style="padding-left: 20px;">8.5 Electrical Characteristics..... 5</p> <p style="padding-left: 20px;">8.6 Switching Characteristics, Typical 6</p> <p style="padding-left: 20px;">8.7 Typical DC Characteristics..... 7</p> <p style="padding-left: 20px;">8.8 Typical AC Characteristics, TPS22910A 9</p> <p style="padding-left: 20px;">8.9 Typical AC Characteristics, TPS22912C 11</p> <p style="padding-left: 20px;">8.10 Typical AC Characteristics, TPS22913B 13</p> <p style="padding-left: 20px;">8.11 Typical AC Characteristics, TPS22913C 15</p> <p>9 Parameter Measurement Information 17</p>	<p>10 Detailed Description 18</p> <p style="padding-left: 20px;">10.1 Overview 18</p> <p style="padding-left: 20px;">10.2 Functional Block Diagram 18</p> <p style="padding-left: 20px;">10.3 Feature Description..... 18</p> <p style="padding-left: 20px;">10.4 Device Functional Modes..... 19</p> <p>11 Application and Implementation..... 20</p> <p style="padding-left: 20px;">11.1 Application Information..... 20</p> <p style="padding-left: 20px;">11.2 Typical Application 20</p> <p>12 Power Supply Recommendations 30</p> <p>13 Layout..... 30</p> <p style="padding-left: 20px;">13.1 Layout Guidelines 30</p> <p style="padding-left: 20px;">13.2 Layout Example 30</p> <p style="padding-left: 20px;">13.3 Thermal Considerations..... 30</p> <p>14 器件和文档支持 31</p> <p style="padding-left: 20px;">14.1 相关链接 31</p> <p style="padding-left: 20px;">14.2 商标 31</p> <p style="padding-left: 20px;">14.3 静电放电警告 31</p> <p style="padding-left: 20px;">14.4 术语表 31</p> <p>15 机械、封装和可订购信息..... 31</p>
--	--

5 修订历史记录

Changes from Revision E (June 2014) to Revision F	Page
• Updated 'ON' pin description in the Pin Functions table.	3

Changes from Revision D (May 2014) to Revision E	Page
• Updated Switching Characteristics table	6
• Updated Typical DC Characteristics section.....	7
• Updated Timing Waveforms graphic.....	17
• Updated Application Curves section.....	22

Changes from Revision C (May 2013) to Revision D	Page
• 已整合 TPS22910A、TPS22912C 和 TPS22913B/C 数据表。	1

6 Device Comparison Table

DEVICE	r_{ON} (typ) at 3.3 V	RISE TIME at 3.3V (typ)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22910A	61 m Ω	1 μ s	No	2 A	Active Low
TPS22912C	61 m Ω	1000 μ s	No	2 A	Active High
TPS22913B	61 m Ω	66 μ s	Yes	2 A	Active High
TPS22913C	61 m Ω	660 μ s	Yes	2 A	Active High

7 Pin Configuration and Functions




Table 1. Pin Assignments

B	ON	GND
A	VIN	VOUT
	2	1

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VOUT	A1	O	Switch output
VIN	A2	I	Switch input, use a bypass capacitor (ceramic) to ground.
GND	B1	–	Ground
ON	B2	I	Switch control input. Do not leave floating

8 Specifications

8.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
V_{IN}	Input voltage range	-0.3	6	V
V_{OUT}	Output voltage range	-0.3	6	V
V_{ON}	Input voltage range	-0.3	6	V
I_{MAX}	Maximum continuous switch current		2	A
I_{PLS}	Maximum pulsed switch current, pulse < 300 μ s, 2% duty cycle		2.5	A
T_A	Operating free-air temperature range	-40	85	°C
T_J	Maximum junction temperature		125	°C
T_{stg}	Storage temperature range	-65	150	°C

8.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	
		± 2000	
		± 1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ± 2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ± 1000 V may actually have higher performance.

8.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{IN}	Input voltage range		1.4	5.5	V
V_{ON}	ON voltage range		0	5.5	V
V_{OUT}	Output voltage range			V_{IN}	
V_{IH}	High-level input voltage, ON	$V_{IN} = 1.4$ V to 5.5 V	1.1	5.5	V
V_{IL}	Low-level input voltage, ON	$V_{IN} = 3.61$ V to 5.5 V		0.6	V
		$V_{IN} = 1.4$ V to 3.6 V		0.4	V
C_{IN}	Input capacitor		1 ⁽¹⁾		μ F

- (1) Refer to the application section.

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22910	TPS22912	TPS22913	UNIT
		CSP	CSP	CSP	
		4 PINS	4 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.1	189.1	189.1	°C/W
$R_{\theta Jtop}$	Junction-to-case (top) thermal resistance	1.9	1.9	1.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.8	36.8	36.8	
Ψ_{JT}	Junction-to-top characterization parameter	11.3	11.3	11.3	
Ψ_{JB}	Junction-to-board characterization parameter	36.8	36.8	36.8	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

8.5 Electrical Characteristics

The electrical characteristics in this section apply to all devices unless otherwise noted. For TPS22910A $V_{ON} = 0$ V where enabled and $V_{ON} = V_{IN}$ where disabled. For TPS22912C and TPS22913B/C $V_{ON} = V_{IN}$ where enabled and $V_{ON} = 0$ V where disabled. $V_{IN} = 1.4$ V to 5.5 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
I_{IN}	Quiescent current	$I_{OUT} = 0$ mA, $V_{IN} = 5.25$ V, $V_{ON} = \text{Enabled}$	Full		2	10	μA
		$I_{OUT} = 0$ mA, $V_{IN} = 4.2$ V, $V_{ON} = \text{Enabled}$			2	7.0	
		$I_{OUT} = 0$ mA, $V_{IN} = 3.6$ V, $V_{ON} = \text{Enabled}$			2	7.0	
		$I_{OUT} = 0$ mA, $V_{IN} = 2.5$ V, $V_{ON} = \text{Enabled}$			0.9	5	
		$I_{OUT} = 0$ mA, $V_{IN} = 1.5$ V, $V_{ON} = \text{Enabled}$			0.7	5	
$I_{IN(\text{off})}$	Off supply current	$R_L = 1$ M Ω , $V_{IN} = 5.25$ V, $V_{ON} = \text{Disabled}$	Full		1.2	10	μA
		$R_L = 1$ M Ω , $V_{IN} = 4.2$ V, $V_{ON} = \text{Disabled}$			0.2	7.0	
		$R_L = 1$ M Ω , $V_{IN} = 3.6$ V, $V_{ON} = \text{Disabled}$			0.1	7.0	
		$R_L = 1$ M Ω , $V_{IN} = 2.5$ V, $V_{ON} = \text{Disabled}$			0.1	5	
		$R_L = 1$ M Ω , $V_{IN} = 1.5$ V, $V_{ON} = \text{Disabled}$			0.1	5	
$I_{IN(\text{Leakage})}$	Leakage current	$V_{OUT} = 0$ V, $V_{IN} = 5.25$ V, $V_{ON} = \text{Disabled}$	Full		1.2	10	μA
		$V_{OUT} = 0$ V, $V_{IN} = 4.2$ V, $V_{ON} = \text{Disabled}$			0.2	7.0	
		$V_{OUT} = 0$ V, $V_{IN} = 3.6$ V, $V_{ON} = \text{Disabled}$			0.1	7.0	
		$V_{OUT} = 0$ V, $V_{IN} = 2.5$ V, $V_{ON} = \text{Disabled}$			0.1	5	
		$V_{OUT} = 0$ V, $V_{IN} = 1.5$ V, $V_{ON} = \text{Disabled}$			0.1	5	
r_{ON}	On-resistance	$V_{IN} = 5.25$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		60	80	$\text{m}\Omega$
			Full			110	
		$V_{IN} = 5.0$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		60	80	
			Full			110	
		$V_{IN} = 4.2$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		60	80	
			Full			110	
		$V_{IN} = 3.3$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		60.7	80	
			Full			110	
		$V_{IN} = 2.5$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		63.4	90	
			Full			120	
		$V_{IN} = 1.8$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		74.2	100	
			Full			130	
		$V_{IN} = 1.5$ V, $I_{OUT} = -200$ mA	25 $^{\circ}\text{C}$		83.9	120	
			Full			150	
RPD ⁽¹⁾	Output pull down resistance	$V_{IN} = 3.3$ V, $I_{OUT} = 30$ mA, $V_{ON} = 0$	25 $^{\circ}\text{C}$		153	200	Ω
UVLO	Under voltage lockout	V_{IN} increasing, $V_{ON} = 0$ V, $I_{OUT} = -100$ mA	Full			1.2	V
				V_{IN} decreasing, $V_{ON} = 0$ V, $R_L = 10$ Ω	0.50		
I_{ON}	ON input leakage current	$V_{ON} = 1.4$ V to 5.25 V or GND	Full			1	μA
V_{RCP}	Reverse current voltage threshold	TPS22910A, TPS22913B/C			44		mV
		TPS22912C			54		
t_{DELAY}	Reverse current response delay	$V_{IN} = 5$ V			10		μs
$I_{RCP(\text{leak})}$	Reverse current protection leakage after reverse current event.	$V_{OUT} - V_{IN} > V_{RCP}$	25 $^{\circ}\text{C}$		0.3		μA

(1) Only applies to the TPS22913B/C devices

8.6 Switching Characteristics, Typical

PARAMETER		TEST CONDITION	TPS22910A	TPS22912C	TPS22913B	TPS22913C	UNIT
VIN = 5 V, TA = 25°C (unless otherwise noted)							
t _{ON}	Turn-ON time	R _L = 10 Ω, C _L = 0.1 μF	2	840	76	770	μs
t _{OFF}	Turn-OFF time	R _L = 10 Ω, C _L = 0.1 μF	5.5	6.6	6.6	6.6	
t _R	VOUT rise time	R _L = 10 Ω, C _L = 0.1 μF	1	912	82	838	
t _F	VOUT fall time	R _L = 10 Ω, C _L = 0.1 μF	3	3	3	3	
VIN = 3.3 V, TA = 25°C (unless otherwise noted)							
t _{ON}	Turn-ON time	R _L = 10 Ω, C _L = 0.1 μF	2.5	1147	102	1048	μs
t _{OFF}	Turn-OFF time	R _L = 10 Ω, C _L = 0.1 μF	7	8.6	8.5	8.6	
t _R	VOUT rise time	R _L = 10 Ω, C _L = 0.1 μF	1	1030	97	980	
t _F	VOUT fall time	R _L = 10 Ω, C _L = 0.1 μF	3.5	3	3	3	
VIN = 1.5 V, TA = 25°C (unless otherwise noted)							
t _{ON}	Turn-ON time	R _L = 10 Ω, C _L = 0.1 μF	4.5	2513	234	2344	μs
t _{OFF}	Turn-OFF time	R _L = 10 Ω, C _L = 0.1 μF	16.5	17.4	17	18	
t _R	VOUT rise time	R _L = 10 Ω, C _L = 0.1 μF	2	1970	244	1823	
t _F	VOUT fall time	R _L = 10 Ω, C _L = 0.1 μF	7	6.5	6.5	6.5	

8.7 Typical DC Characteristics

The typical characteristics curves in this section apply to all devices unless otherwise noted.




Figure 1. On-State Resistance vs Input Voltage




Figure 2. TPS22910A On Input Threshold (Active Low)




Figure 3. TPS22912C and TPS22913B/C On Input Threshold (Active High)




Figure 4. Input Current, Quiescent vs Input Voltage




Figure 5. Input Current, Leak vs Input Voltage




Figure 6. On-state Resistance vs Temperature

Typical DC Characteristics (continued)

The typical characteristics curves in this section apply to all devices unless otherwise noted.




Figure 7. Input Current, Off vs Input Voltage




Figure 8. Allowable Power Dissipation




Figure 9. Under Voltage Lockout Response (IOUT = -100mA)




Figure 10. Full-Time Reverse Current Protection (VIN = 3.0 V, VOUT Ramp up From 3.0 V to 3.3 V)

8.8 Typical AC Characteristics, TPS22910A




Figure 11. Rise Time vs Temperature




Figure 12. Fall Time vs Temperature




Figure 13. Rise Time vs Temperature




Figure 14. Fall Time vs Temperature




Figure 15. Turn-on Time vs Temperature







Figure 16. Turn-off Time vs Temperature

Typical AC Characteristics, TPS22910A (continued)



8.9 Typical AC Characteristics, TPS22912C




Figure 20. Rise Time vs Temperature




Figure 21. Fall Time vs Temperature




Figure 22. Rise Time vs Temperature




Figure 23. Fall Time vs Temperature




Figure 24. Turn-on Time vs Temperature




Figure 25. Turn-off Time vs Temperature

Typical AC Characteristics, TPS22912C (continued)




Figure 26. Turn-on Time vs Temperature




Figure 27. Turn-off Time vs Temperature




Figure 28. Rise Time vs Input Voltage

8.10 Typical AC Characteristics, TPS22913B




Figure 29. Rise Time vs Temperature




Figure 30. Fall Time vs Temperature




Figure 31. Rise Time vs Temperature




Figure 32. Fall Time vs Temperature




Figure 33. Turn-on Time vs Temperature




Figure 34. Turn-off Time vs Temperature

Typical AC Characteristics, TPS22913B (continued)




Figure 35. Turn-on Time vs Temperature




Figure 36. Turn-off Time vs Temperature




Figure 37. Rise Time vs Input Voltage

8.11 Typical AC Characteristics, TPS22913C




Figure 38. Rise Time vs Temperature




Figure 39. Fall Time vs Temperature




Figure 40. Rise Time vs Temperature




Figure 41. Fall Time vs Temperature




Figure 42. Turn-on Time vs Temperature




Figure 43. Turn-Off Time vs Temperature

Typical AC Characteristics, TPS22913C (continued)




Figure 44. Turn-On Time vs Temperature




Figure 45. Turn-Off Time vs Temperature




Figure 46. Rise Time vs Input Voltage

9 Parameter Measurement Information





Figure 47. Timing Test Circuit



- A. Rise and fall times of the control signal is 100 ns.

Figure 48. Timing Waveforms


10 Detailed Description

10.1 Overview

This family of devices are single channel, 2-A load switches in ultra-small, space saving 4-pin WCSP package. These devices implement a low resistance P-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

These devices are designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and BOM count.

10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 On/Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, 3.3-V, or 5.5-V GPIO.

10.3.2 Under-Voltage Lockout

Under-voltage lockout protection turns off the switch if the input voltage drops below the under-voltage lockout threshold (UVLO). With the ON pin active, the input voltage rising above the under-voltage lockout threshold will cause a controlled turn-on of the switch to limit current over-shoot.

Feature Description (continued)

10.3.3 Full-Time Reverse Current Protection

In a scenario where V_{OUT} is greater than V_{IN} , there is potential for reverse current to flow through the pass FET or the body diode. The devices monitor V_{IN} and V_{OUT} voltage levels. When the reverse current voltage threshold (V_{RCP}) is exceeded, the switch is disabled (within 10 μ s typ). Additionally, the body diode is disengaged so as to prevent any reverse current flow to V_{IN} . The peak instantaneous reverse current is the current it takes to activate the reverse current protection. After the reverse current protection has activated due to the peak instantaneous reverse current, the DC (off-state) leakage current from V_{OUT} and V_{IN} is referred to as $I_{RCP(leak)}$ (see Figure 49). The pass FET, and the output voltage (V_{OUT}), will resume normal operation when the reverse voltage scenario is no longer present.

The following formula can be used to calculate the amount of peak instantaneous reverse current for a particular application:

$$I_{RC} = \frac{V_{RCP}}{r_{ON(VIN)}}$$

Where,

I_{RC} is the amount of reverse current,

$r_{ON(VIN)}$ is the on-resistance at the V_{IN} of the reverse current condition.

V_{RCP} is the reverse voltage threshold.




Figure 49. Reverse Current

10.4 Device Functional Modes

Table 2 describes what the V_{OUT} pin will be connected to for a particular device as determined by the ON pin

Table 2. V_{OUT} Function Table

ON	TPS22910A	TPS22912C	TPS22913B/C
L	VIN	Open	GND
H	Open	VIN	VIN

11 Application and Implementation

11.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

11.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the VIN condition of the device. Refer to the R_{ON} specification of the device in the Electrical Characteristics table of this datasheet. Once the R_{ON} of the device is determined based upon the VIN conditions, use [Equation 1](#) to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \quad (1)$$

Where,

ΔV = Voltage drop from VIN to VOUT

I_{LOAD} = Load current

R_{ON} = On-resistance of the device for a specific V_{IN}

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

11.1.2 On/Off Control

The ON pin controls the state of the switch. The ON pin has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

11.1.3 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between V_{IN} and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

11.1.4 Output Capacitor (Optional)

Due to the integrated body diode in the PMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing VIN dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by using a device with a longer rise time.

11.2 Typical Application




Figure 50. Typical Application

Typical Application (continued)

11.2.1 Design Requirements

Design Parameter	Example Value
VIN	1.5 V to 5 V
CL	0.1 μF to 1 μF
Maximum Acceptable Inrush Current	1 A

11.2.2 Detailed Design Procedure

11.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to VIN voltage. This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

$$\text{Inrush Current} = C \times \frac{dv}{dt} \quad (2)$$

Where,

C = Output capacitance

$\frac{dv}{dt}$ = Output slew rate

The TPS22910A, TPS22912C, and TPS22913B/C offer several different rise time options to control the inrush current during turn-on. The appropriate device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. An output capacitance of 1.0 μF will be used since the inrush follows the following equations:

$$1.0 \text{ A} = 1.0 \text{ } \mu\text{F} \times \frac{dv}{dt} \quad (3)$$

$$\frac{dv}{dt} = 1 \text{ V}/\mu\text{s} \quad (4)$$

To ensure an inrush current of less than 1 A, a device with a slew rate less than 1 V/μs must be used

The TPS22910A has a typical rise time of 1 μs at 3.3 V. This results in a slew rate of 3.3 V/μs which is above the 1 V/μs requirement meaning the TPS22910 could not be used to meet the design requirements.

The TPS22913B has a typical rise time of 66 μs at 3.3 V. This results in a slew rate of 50 mV/μs which is below the 1 V/μs requirement; therefore, the TPS22913B could be used to meet the design requirements. The TPS22912C or TPS22913C have lower slew rates than the TPS22913B, so they could also be used, but the output would rise more slowly.

11.2.3 Application Curves

11.2.3.1 Typical Application Characteristics for TPS22910A

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.




Figure 51. Turn-on Response




Figure 52. Turn-off Response




Figure 53. Turn-on Response Time




Figure 54. Turn-off Response Time




Figure 55. Turn-on Response Time






Figure 56. Turn-off Response Time



11.2.3.2 Typical Application Characteristics for TPS22912C

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.




Figure 59. Turn-on Response




Figure 60. Turn-off Response




Figure 61. Turn-on Response Time




Figure 62. Turn-off Response Time




Figure 63. Turn-on Response Time






Figure 64. Turn-off Response Time



11.2.3.3 Typical Application Characteristics For TPS22913B

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.




Figure 67. Turn-on Response




Figure 68. Turn-off Response




Figure 69. Turn-on Response Time




Figure 70. Turn-off Response Time




Figure 71. Turn-on Response Time






Figure 72. Turn-off Response Time



11.2.3.4 Typical Application Characteristics for TPS22913C

The dark blue curve (Channel 1) represents the VOUT pin of the device. The light blue curve (Channel 2) represents the ON pin of the device.




Figure 75. Turn-On Response Time




Figure 76. Turn-Off Response Time




Figure 77. Turn-On Response Time




Figure 78. Turn-Off Response Time




Figure 79. Turn-Off Response Time






Figure 80. Turn-Off Response Time



12 Power Supply Recommendations

The device is designed to operate with a V_{IN} range of 1.4 V to 5.5 V.


13 Layout

13.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

13.2 Layout Example

The figure below shows an example for these devices. Notice the connection to system ground between the V_{OUT} Bypass Capacitor ground and the GND pin of the load switch, this creates a ground barrier which helps to reduce the ground noise seen by the device.



13.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{R_{\theta JA}} \quad (5)$$

where

- $P_{D(max)}$ = maximum allowable power dissipation
- $T_{J(max)}$ = maximum allowable junction temperature
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. See the [Thermal Information](#) section. This parameter is highly dependent upon board layout.

14 器件和文档支持

14.1 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持和社区资源、工具和软件，以及样片或购买的快速访问。

表 3. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS22910A	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS22912C	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS22913B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS22913C	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

14.2 商标

超极本 is a trademark of Intel.

All other trademarks are the property of their respective owners.

14.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

14.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22910AYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 85	75	Samples
TPS22910AYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	75	Samples
TPS22912CYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	78	Samples
TPS22912CYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	78	Samples
TPS22913BYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	64	Samples
TPS22913BYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	64	Samples
TPS22913CYZVR	ACTIVE	DSBGA	YZV	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	76	Samples
TPS22913CYZVT	ACTIVE	DSBGA	YZV	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	76	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22910AYZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22910AYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22912CYZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22912CYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVR	DSBGA	YZV	4	3000	180.0	8.4	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVT	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913BYZVT	DSBGA	YZV	4	250	180.0	8.4	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913CYZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1
TPS22913CYZVT	DSBGA	YZV	4	250	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22910AYZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22910AYZVT	DSBGA	YZV	4	250	220.0	220.0	35.0
TPS22912CZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22912CZVT	DSBGA	YZV	4	250	220.0	220.0	35.0
TPS22913BYZVR	DSBGA	YZV	4	3000	182.0	182.0	20.0
TPS22913BYZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22913BYZVT	DSBGA	YZV	4	250	220.0	220.0	35.0
TPS22913BYZVT	DSBGA	YZV	4	250	182.0	182.0	20.0
TPS22913CZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0
TPS22913CZVT	DSBGA	YZV	4	250	220.0	220.0	35.0

YZV (S-XBGA-N4)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司