



ADC574A

Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

FEATURES

- **COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, or 16-BIT MICROPROCESSOR BUS INTERFACE**
- **IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS**
Conversion Time: 25 μ s max
Bus Access Time: 150ns max
A_O Input: Bus Contention During Read Operation Eliminated
- **DUAL IN-LINE PLASTIC, PLCC AND HERMETIC CERAMIC**
- **FULLY SPECIFIED FOR OPERATION ON ± 12 V OR ± 15 V SUPPLIES**
- **NO MISSING CODES OVER TEMPERATURE:**
0°C to +75°C: ADC574AJ and K Grades
-55°C to +125°C: ADC574ASH, TH

for freedom from latch-up and for optimum AC performance. It is complete with a self-contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to +10V, 0V to +20V, ± 5 V, and ± 10 V.


The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 25 μ s maximum.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC574A, available in both industrial and military temperature ranges, requires supply voltages of +5V and ± 12 V or ± 15 V. It is packaged in a 28-pin plastic DIP, and a hermetic side-brazed ceramic DIP.

DESCRIPTION

The ADC574A is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom-designed



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS (CONT)

ELECTRICAL


At $T_A = +25^\circ\text{C}$, $V_{CC} = +12\text{V}$ or $+15\text{V}$, $V_{EE} = -12\text{V}$ or -15V , and $V_{\text{LOGIC}} = +5\text{V}$ unless otherwise specified.

PARAMETERS	ADC574AJP, JH, SH			ADC574AKP, KH, TH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
INTERNAL REFERENCE VOLTAGE							
Voltage	+9.9	+10.0	+10.1	*	*	*	V
Source Current Available for External Loads ⁽⁵⁾	2.0			*			mA
POWER SUPPLY REQUIREMENTS							
Voltage: V_{CC}	+11.4		+16.5	*		*	V
V_{EE}	-11.4		-16.5	*		*	V
V_{LOGIC}	+4.5		+5.5	*		*	V
Current: I_{CC}		3.5	5		*	*	mA
I_{EE}		15	20		*	*	mA
I_{LOGIC}		9	15		*	*	mA
Power Dissipation ($\pm 15\text{V}$ Supplies)		325	450		*	*	mW
TEMPERATURE RANGE (Ambient: T_{MIN} , T_{MAX})							
Specifications: J, K Grades	0		+75	*		*	$^\circ\text{C}$
S, T Grades	-55		+125	*		*	$^\circ\text{C}$
Storage	-65		+150	*		*	$^\circ\text{C}$

* Same specifications as ADC574AJP, AJH, ASH.

NOTES: (1) With fixed 50 Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at $\pm 25^\circ\text{C}$ (see Optional External Full Scale and Offset Adjustments section). (2) FS in this specification table means Full Scale Range. That is, for a $\pm 10\text{V}$ input range, FS means 20V; for a 0 to $+10\text{V}$ range, FS means 10V. The term Full Scale for these specifications instead of Full-Scale Range is used to be consistent with other vendors' 574 and 574A type specifications tables. (3) Using internal reference. (4) See Controlling the ADC574A section for detailed information concerning digital timing. (5) External loading must be constant during conversion. The reference output requires no buffer amplifier with either $\pm 12\text{V}$ or $\pm 15\text{V}$ power supplies.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

V _{CC} to Digital Common	0V to +16.5V
V _{EE} to Digital Common	0V to -16.5V
V _{LOGIC} Digital Common	0V to +7V
Analog Common to Digital Common	±1V
Control Inputs (CE, CS, A ₀ , 12/8, R/C)	
to Digital Common	-0.5V to V _{LOGIC} +0.5V
Analog Inputs (Ref In, Bipolar Offset, 10V _{IN})	
to Analog Common	±16.5V
20V _{IN} to Analog Common	±24V
Ref Out	Indefinite Short to Common, Momentary Short to V _{CC}
Max Junction Temperature	+165°C
Power Dissipation	1000mW
Lead Temperature (soldering, 10s)	+300°C
Thermal Resistance, θ _{JA} : Ceramic	50°C/W
Plastic	100°C/W

CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

BURN-IN SCREENING

Burn-in screening is available for both plastic and ceramic package ADC574s. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic “-BI” models: +85°C

Ceramic “-BI” models: +125°C

All units are 100% electrically tested after burn-in is completed. To order burn-in, add “-BI” to the base model number (e.g., ADC574AKP-BI).

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	LINEARITY ERROR MAX (T _{MIN} TO T _{MAX})
ADC574AJP	Plastic DIP	0°C to +75°C	±1LSB
ADC574AKP	Plastic DIP	0°C to +75°C	±1/2LSB
ADC574AJH	Ceramic DIP	0°C to +75°C	±1LSB
ADC574AKH	Ceramic DIP	0°C to +75°C	±1/2LSB
ADC574ASH	Ceramic DIP	-55°C to +125°C	±1LSB
ADC574ATH	Ceramic DIP	-55°C to +125°C	±3/4LSB
BURN-IN SCREENING OPTION			
See text for details.			
MODEL	PACKAGE	TEMPERATURE RANGE	BURN-IN TEMP (160 Hours)
ADC574AJP-BI	Plastic DIP	0°C to +75°C	+85°C
ADC574AKP-BI	Plastic DIP	0°C to +75°C	+85°C
ADC574AJH-BI	Ceramic DIP	0°C to +75°C	+125°C
ADC574AKH-BI	Ceramic DIP	0°C to +75°C	+125°C
ADC574ASH-BI	Ceramic DIP	-55°C to +125°C	+125°C
ADC574ATH-BI	Ceramic DIP	-55°C to +125°C	+125°C

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
ADC574AJP	Plastic DIP	215
ADC574AKP	Plastic DIP	215
ADC574AJH	Ceramic DIP	149
ADC574AKH	Ceramic DIP	149
ADC574ASH	Ceramic DIP	149
ADC574ATH	Ceramic DIP	149

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value $1/2\text{LSB}$ before the first code transition (000_{H} to 001_{H}). The full-scale value is located at an analog value $3/2\text{LSB}$ beyond the last code transition (FFE_{H} to FFF_{H}) (see Figure 1).




FIGURE 1. ADC574A Transfer Characteristics Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20V ($\pm 10\text{V}$), the zero value of -10V is 2.44mV below the first code transition (000_{H} to 001_{H} at -9.99756V) and the plus full-scale value of $+10\text{V}$ is 7.32mV above the last code transition (FFE_{H} to FFF_{H} at $+9.99268$) (see Table I).

NO MISSING CODES (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination to appear in a monotonically-increasing sequence as the analog input is increased through-

out the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur.

ADC574AKP, KN, KH and TH grades are guaranteed to have no missing codes to 12-bit resolution over their respective specification temperature ranges.

UNIPOLAR OFFSET ERROR

An ADC574A connected for unipolar operation has an analog input range of 0V to plus full scale. The first output code transition should occur at an analog input value $1/2\text{LSB}$ above 0V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC574A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of 0V (bipolar zero) at the output code transition 7FF_{H} to 800_{H} .

Bipolar offset error for the ADC574A is defined as the deviation of the actual transition value from the ideal transition value located $1/2\text{LSB}$ below 0V . The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

FULL SCALE CALIBRATION ERROR

The last output transition (FFE_{H} to FFF_{H}) occurs for an analog input value $3/2\text{LSB}$ below the nominal full-scale value. The full-scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC574A assume the application of the rated power supply voltages of $+5\text{V}$ and $\pm 12\text{V}$ or $\pm 15\text{V}$. The major effect of power supply voltage

BINARY (BIN) OUTPUT	INPUT VOLTAGE RANGE AND LSB VALUES				
	Defined as:	$\pm 10\text{V}$	$\pm 5\text{V}$	0 to $+10\text{V}$	0 to $+20\text{V}$
Analog Input Voltage Range					
One Least Significant Bit (LSB)	$\frac{\text{FSR}}{2^n}$ $n = 8$ $n = 12$	$\frac{20\text{V}}{2^n}$ 78.13mV 4.88mV	$\frac{10\text{V}}{2^n}$ 39.06mV 2.44mV	$\frac{10\text{V}}{2^n}$ 39.06mV 2.44mV	$\frac{20\text{V}}{2^n}$ 78.13mV 4.88mV
Output Transition Values FFE_{H} to FFF_{H} 7FF_{H} to 800_{H}	+Full-Scale Calibration Midscale Calibration (Bipolar Offset)	$+10\text{V} - 3/2\text{LSB}$ $0 - 1/2\text{LSB}$	$+5 - 3/2\text{LSB}$ $0 - 1/2\text{LSB}$	$+10\text{V} - 3/2\text{LSB}$ $+5\text{V} - 1/2\text{LSB}$	$+10\text{V} - 3/2\text{LSB}$ $\pm 10\text{V} - 1/2\text{LSB}$

TABLE I. Input Voltages, Transition Values, and LSB Values.

deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e., a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the +25°C value to the value at T_{MIN} or T_{MAX} .

QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1/2LSB$. This error is a fundamental property of the quantization process and cannot be eliminated.

CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB.

INSTALLATION

LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADC574A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common. Analog common (pin 9) typically carries +8mA.

If the single-point system common cannot be established directly at the converter, pin 9 and 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC574A as possible. If no trim adjustments are used, the fixed resistors should likewise be as close as possible.

POWER SUPPLY DECOUPLING

Logic and analog power supplies should be bypassed with 10 μ F tantalum-type capacitors located close to the converter

to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC574A will be driving into a nominal DC input impedance of either 5k Ω or 10k Ω . However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

RANGE CONNECTIONS

The ADC574A offers four standard input ranges: 0V to +10V, 0V to +20V, $\pm 5V$, and $\pm 10V$. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Full-scale and offset adjustments are described below.

To operate the converter with a 10.24V (2.5mV LSB) or 20.48V (5mV LSB) input range, insert a 120 Ω , 1% metal-film resistor in series with pin 13 for the 10.24V range, or a 240 Ω , 1% metal-film resistor in series with pin 14 for the 20.48V range. Offset and gain adjustments are still performed as described below. However, you must recalculate full-scale adjustment voltages proportionately. A fixed metal-film resistor can be used because the input impedance of the ADC574A is trimmed to less than $\pm 6\%$ of the nominal value.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC574A as shown in Figures 2 and 3 for unipolar and bipolar operation.

CALIBRATION PROCEDURE — UNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace R_2 with a 50 Ω , 1% metal-film resistor and connect pin 12 to pin 9, omitting the adjustment network.

If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the end-point transition voltage (0V + 1/2LSB; +1.22mV for the 10V range, +2.44mV




FIGURE 2. Unipolar Configuration.




FIGURE 3. Bipolar Configuration.

for the 20V range) that causes the output code to be DB0 ON (high). Adjust potentiometer R_1 until DB0 is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus $3/2\text{LSB}$, the value which should cause all bits to be ON. This value is $+9.9963\text{V}$ for the 10V range and $+19.9927\text{V}$ for the 20V range. Adjust potentiometer R_2 until bits DB1-DB11 are ON and DB0 is toggling ON and OFF.

CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by 50Ω , 1% metal-film resistors.

If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is $1/2\text{LSB}$ above the minus full-scale value (-4.9988V for the $\pm 5\text{V}$ range, -9.9976V for the $\pm 10\text{V}$ range). Adjust R_1 for

DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is $3/2\text{LSB}$ below the nominal plus full-scale value ($+4.9963\text{V}$ for $\pm 5\text{V}$ range, $+9.9927\text{V}$ for $\pm 10\text{V}$ range) and adjust R_2 for DB0 to toggle ON and OFF with all other bits ON.

CONTROLLING THE ADC574A

The Burr-Brown ADC574A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/\bar{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs ($12/\bar{8}$, \bar{CS} , A_0 , R/\bar{C} , and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

PIN DESIGNATION	DEFINITION	FUNCTION
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
\bar{CS} (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R/\bar{C} (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8- or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A_0 (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A_0 selects 8-bit ($A_0 = "1"$) or 12-bit ($A_0 = "0"$) conversion mode. When reading output data in two 8-bit bytes, $A_0 = "0"$ accesses 8 MSBs (high byte) and $A_0 = "1"$ accesses 4 LSBs and trailing "0s" (low byte).
$12/\bar{8}$ (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, $12/\bar{8} = "1"$ enables all 12 output bits simultaneously. $12/\bar{8} = "0"$ will enable the MSBs or LSBs as determined by the A_0 line.

TABLE II. ADC574A Control Line Functions.

CE	\overline{CS}	$\overline{R/C}$	$12/8$	A_0	OPERATION
0	X	X	X	X	None
X	1	X	X	X	None
\uparrow	0	0	X	0	Initiate 12-bit conversion
\uparrow	0	0	X	1	Initiate 8-bit conversion
1	\downarrow	0	X	0	Initiate 12-bit conversion
1	\downarrow	0	X	1	Initiate 8-bit conversion
1	0	\downarrow	X	0	Initiate 12-bit conversion
1	0	\downarrow	X	1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

TABLE III. Control Input Truth Table.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to $\overline{R/C}$. In this mode \overline{CS} and A_0 are connected to digital common and CE and $12/8$ are connected to V_{LOGIC} (+5V). The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of $\overline{R/C}$. The three-state data output buffers are enabled when $\overline{R/C}$ is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the $\overline{R/C}$ pulse must remain low for a minimum of 50ns.

Figure 4 illustrates timing when conversion is initiated by an $\overline{R/C}$ pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of $\overline{R/C}$ and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive $\overline{R/C}$ pulse. In this mode the output data from the previous conversion is enabled during the positive portion of $\overline{R/C}$. A new conversion is started on the falling edge of $\overline{R/C}$, and the three-state outputs return to the high-impedance state until the next occurrence of a high $\overline{R/C}$ pulse. Table IV lists timing specifications for stand-alone operation.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t_{HRL}	Low $\overline{R/C}$ Pulse Width	50			ns
t_{DS}	STS Delay from $\overline{R/C}$			200	ns
t_{HDR}	Data Valid After $\overline{R/C}$ Low	25			ns
t_{HS}	STS Delay After Data Valid	300	400	1000	ns
t_{HRH}	High $\overline{R/C}$ Pulse Width	150			ns
t_{DDR}	Data Access Time			150	ns

TABLE IV. Stand-Alone Mode Timing.

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_0 input, which is latched upon receipt of a conversion start transition (described below). If A_0 is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_0 is low. If all 12 bits are read following




FIGURE 4. $\overline{R/C}$ Pulse Low—Outputs Enabled After Conversion.




FIGURE 5. $\overline{R/C}$ Pulse High—Outputs Enabled Only While $\overline{R/C}$ Is High.

an 8-bit conversion, the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A_0 is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter is commanded to initiate a conversion by a transition occurring on any of three logic inputs (\overline{CS} , CE, and $\overline{R/C}$) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_0 changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_0 , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Convert Mode					
t_{DSC}	STS Delay from CE		60	200	ns
t_{HEC}	CE Pulse Width	50	30		ns
t_{SSC}	\overline{CS} to CE Setup time	50	20		ns
t_{HSC}	\overline{CS} low during CE high	50	20		ns
t_{SRC}	R/ \overline{C} to CE setup	50	0		ns
t_{HRC}	R/ \overline{C} low during CE high	50	20		ns
t_{SAC}	A _O to CE setup	0			ns
t_{HAC}	A _O valid during CE high	50	20		ns
t_c	Conversion time, 12-bit cycle	15	20	25	μ s
	8-bit cycle	10	13	17	μ s
Read Mode					
t_{DD}	Access time from CE		75	150	ns
t_{HD}	Data valid after CE low	25	35		ns
t_{HL}	Output float delay		100	150	ns
t_{SSR}	\overline{CS} to CE setup	50	0		ns
t_{SRR}	R/ \overline{C} to CE setup	0			ns
t_{SAR}	A _O to CE setup	50	25		ns
t_{HSR}	\overline{CS} valid after CE low	0			ns
t_{HRR}	R/ \overline{C} high after CE low	0			ns
t_{HAR}	A _O valid after CE low	50			ns
t_{HS}	STS delay after data valid	300	400	1000	ns

NOTE: Specifications are at +25°C and measured at 50% level of transitions.

TABLE V. Timing Specifications.




FIGURE 6. Conversion Cycle Timing.




FIGURE 7. Read Cycle Timing.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/ \overline{C} high, STATUS low, CE high, and \overline{CS} low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs 12/ $\overline{8}$ and A_O. See Figure 7 and Table V for timing relationships and specifications.

In most applications the 12/ $\overline{8}$ input will be hard-wired in either the high or low condition, although it is fully TTL- and CMOS-compatible and may be actively driven if

desired. When 12/ $\overline{8}$ is high, all 12 output lines (DB0–DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A_O state is ignored.

When 12/ $\overline{8}$ is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest accomplished by the state of A_O during the read cycle. Connection of the ADC574A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 8. The A_O input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When A_0 is low, the byte addressed contains the 8MSBs. When A_0 is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC574A guarantees that the A_0 input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.

In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as $1.15\mu\text{s}$ ($t_{DD\text{ max}} + t_{HS\text{ min}}$) before STATUS goes low. Refer to Figure 7 for these timing relationships.

	Word 1								Word 2							
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.




FIGURE 9. Connection to an 8-Bit Bus.