Standard Products

UT8R128K32 128K x 32 SRAM

Data Sheet
March 2009
www.aeroflex.com/memories

/EROFLEX
A passion for performance.

FEATURES

❑ 15ns maximum access time

❑ Asynchronous operation, functionally compatible with industry-standard 128K x 32 SRAMs

❑ CMOS compatible inputs and output levels, three-state bidirectional data bus

- I/O Voltage 3.3 volts, 1.8 volt core

❑ Operational environment:

- Total-dose: 300 Krad(Si)

- SEL Immune: >100 MeV-cm^2/mg

- LET$_{th}$ (0.25): 53.0 MeV-cm^2/mg

- Memory Cell Saturated Cross Section: 1.67E-7cm^2/bit

- Neutron Fluence: 3.0E14n/cm^2

- Dose Rate

- Upset 1.0E9 rad(Si)/sec

- Latchup >1.0E11 rad(Si)/sec

❑ Packaging options:

- 68-lead ceramic quad flatpack (6.19 grams)

❑ Standard Microcircuit Drawing 5962-03236

- QML Q & V compliant part

INTRODUCTION

The UT8R128K32 is a high-performance CMOS static RAM organized as 131,072 words by 32 bits. Easy memory expansion is provided by active LOW and HIGH chip enables ($\overline{E1}$, E2), an active LOW output enable ($\overline{G}$), and three-state drivers. This device has a power-down feature that reduces power consumption by more than 90% when deselected**.**

Writing to the device is accomplished by taking chip enable one ($\overline{E1}$) input LOW, chip enable two (E2) HIGH and write enable ($\overline{W}$) input LOW. Data on the 32 I/O pins (DQ0 through DQ31) is then written into the location specified on the address pins (A0 through A16). Reading from the device is accomplished by taking chip enable one ($\overline{E1}$) and output enable ($\overline{G}$) LOW while forcing write enable ($\overline{W}$) and chip enable two (E2) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The 32 input/output pins (DQ0 through DQ31) are placed in a high impedance state when the device is deselected ($\overline{E1}$ HIGH or E2 LOW), the outputs are disabled ($\overline{G}$ HIGH), or during a write operation ($\overline{E1}$ LOW, E2 HIGH and $\overline{W}$ LOW).


Figure 1. UT8R128K32 SRAM Block Diagram

Figure 2. 15ns SRAM Pinout (68)

PIN NAMES

A(16:0)	Address	$\overline{W}$	Write Enable
DQ(31:0)	Data Input/Output	$\overline{G}$	Output Enable
$\overline{E1}$	Chip Enable 1 (Active Low)	V_{DD1}	Power (1.8V)
E2	Chip Enable 2 (Active High)	V_{DD2}	Power (3.3V)
$\overline{HHWE}$ $\overline{LWHE}$	High half-word enable Low half-word enable	V_{SS}	Ground

DEVICE OPERATION

The UT8R128K32 has six control inputs called Chip Enable 1 ($\overline{E1}$), Chip Enable 2 (E2), Write Enable ($\overline{W}$), Half-word Enables ($\overline{HHWE}/\overline{LHWE}$) and Output Enable ($\overline{G}$); 17 address inputs, A(16:0); and 32 bidirectional data lines, DQ(15:0). $\overline{E1}$ and E2 chip enables control device selection, active, or standby modes. Asserting $\overline{E1}$ and E2 enables the device, causes I_{DD} to rise to its active value, and decodes the 17 address inputs to select one of 131,072 words in the memory. $\overline{W}$ controls read and write operations. During a read cycle, $\overline{G}$ must be asserted to enable the outputs.

Table 1. Device Operation Truth Table

$\overline{G}$	$\overline{W}$	E2	$\overline{E1}$	$\overline{LHWE}$	$\overline{HHWE}$	I/O Mode	Mode
X	X	X	H	X	X	DQ(31:16) 3-State DQ(15:0) 3-State	Standby
X	X	L	X	X	X	DQ(31:16) 3-State DQ(15:0) 3-State	Standby
L	H	H	L	L	H	DQ(31:16) 3-State DQ(15:0) Data Out	Low Half-Word Read
L	H	H	L	H	L	DQ(31:16) Data Out DQ(15:0) 3-State	High Half-Word Read
L	H	H	L	L	L	DQ(31:16) Data Out DQ(15:0) Data Out	Word Read
X	L	H	L	L	L	DQ(31:16) Data In DQ(15:0) Data In	Word Write
X	L	H	L	L	H	DQ(31:16) 3-State DQ(15:0) Data In	Low Half-Word Write
X	L	H	L	H	L	DQ(31:16) Data In DQ(15:0) 3-State	High Half-Word Write
H	H	H	L	X	X	DQ(31:16) DQ(15:0) All 3-State	3-State
X	X	H	L	H	H	DQ(31:16) DQ(15:0) All 3-State	3-State

Notes:
1. "X" is defined as a "don't care" condition.
2. Device active; outputs disabled.

2

READ CYCLE

A combination of $\overline{W}$ and E2 greater than V_{IH} (min) and $\overline{E1}$ less than V_{IL} (max) defines a read cycle. Read access time is measured from the latter of chip enable, output enable, or valid address to valid data output.

SRAM Read Cycle 1, the Address Access in Figure 3a, is initiated by a change in address inputs while the chip is enabled with $\overline{G}$ asserted and $\overline{W}$ deasserted. Valid data appears on data outputs DQ(31:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as chip enables and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}).

SRAM Read Cycle 2, the Chip Enable-controlled Access in Figure 3b, is initiated by the latter of $\overline{E1}$ and E2 going active while $\overline{G}$ remains asserted, $\overline{W}$ remains deasserted, and the addresses remain stable for the entire cycle. After the specified t_{ETQV} is satisfied, the 32-bit word addressed by A(16:0) is accessed and appears at the data outputs DQ(31:0).

SRAM Read Cycle 3, the Output Enable-controlled Access in Figure 3c, is initiated by $\overline{G}$ going active while $\overline{E1}$ and E2 are asserted, $\overline{W}$ is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} have not been satisfied.

Write Cycle

A combination of $\overline{W}$ and $\overline{E1}$ less than V_{IL}(max) and E2 greater than V_{IH}(min) defines a write cycle. The state of $\overline{G}$ is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either $\overline{G}$ is greater than V_{IH}(min), or when $\overline{W}$ is less than V_{IL}(max).

Write Cycle 1, the Write Enable-controlled Access in Figure 4a, is defined by a write terminated by $\overline{W}$ going high, with $\overline{E1}$ and E2 still active. The write pulse width is defined by t_{WLWH} when the write is initiated by $\overline{W}$, and by t_{ETWH} when the write is initiated by $\overline{E1}$ or E2. Unless the outputs have been previously placed in the high-impedance state by $\overline{G}$, the user must wait user must wait t_{WLQZ} before applying data to the 32 bidirectional pins DQ(31:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access in Figure 4b, is defined by a write terminated by either of $\overline{E1}$ or E2 going inactive. The write pulse width is defined by t_{WLEF} when the write is initiated by $\overline{W}$, and by t_{ETEF} when the write is initiated by either $\overline{E1}$ or E2 going active. For the $\overline{W}$ initiated write, unless the outputs have been previously placed in the high-impedance state by $\overline{G}$, the user must wait t_{WLQZ} before applying data to

the sixteen bidirectional pins DQ(31:0) to avoid bus contention.

WORD ENABLES

Separate half-word enable controls ($\overline{LHWE}$ and $\overline{HHWE}$) allow individual 16-bit word accesses. $\overline{LHWE}$ controls the lower bits DQ(15:0). $\overline{HHWE}$ controls the upper bits DQ(31:16). Writing to the device is performed by asserting $\overline{E1}$, E2 and the half-word enables. Reading the device is performed by asserting $\overline{E1}$, E2, $\overline{G}$, and the half-word enables while $\overline{W}$ is held inactive (HIGH).

$\overline{HHWE}$	$\overline{LHWE}$	OPERATION
0	0	32-bit read or write cycle
0	1	16-bit high half-word read or write cycle (low half-word bi-direction pins DQ(15:0) are in 3 -state)
1	0	16-bit low half-word read or write cycle (high half-word bi-direction pins DQ(31:16) are in 3 -state)
1	1	High and low half-word bi-directional pins remain in 3-state, write function disabled

Operational Environment

The UT8R128K32 SRAM incorporates special design, layout, and process features which allows operation in a limited environment.

Table 2. Operational Environment Design Specifications[1]

Total Dose	300K	rad(Si)
Heavy Ion Error Rate[2]	8.9×10^{-10}	Errors/Bit-Day

Notes:
1. The SRAM is immune to latchup to particles >100MeV-cm^2/mg.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of Aluminum.

Supply Sequencing

No supply voltage sequencing is required between V_{DD1} and V_{DD2}.

ABSOLUTE MAXIMUM RATINGS[1]

(Referenced to V_{SS})

SYMBOL	PARAMETER	LIMITS
V_{DD1}	DC supply voltage	-0.3 to 2.1V
V_{DD2}	DC supply voltage	-0.3 to 3.8V
$V_{I/O}$	Voltage on any pin	-0.3 to 3.8V
T_{STG}	Storage temperature	-65 to +150°C
P_D	Maximum power dissipation	1.2W
T_J	Maximum junction temperature	+150°C
Θ_{JC}	Thermal resistance, junction-to-case[2]	5°C/W
I_I	DC input current	±5 mA

Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2. Test per MIL-STD-883, Method 1012.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS
V_{DD1}	Positive supply voltage	1.7 to 1.9V[1]
V_{DD2}	Positive supply voltage	3.0 to 3.6V
T_C	Case temperature range	(P) Screening: 25°C (C) Screening: -55 to +125°C (W) Screening: -40 to +125°C
V_{IN}	DC input voltage	0V to V_{DD2}

Notes:
1. For increased noise immunity, supply voltage (V_{DD1}) can be increased to 2.0V. If not tested, all applicable DC and AC characteristics are guranteed by characterization at VDD1 (max) = 2.0V.

DC ELECTRICAL CHARACTERISTICS (Pre and Post-Radiation)*

Unless otherwise noted, Tc is per the temperature ordered

SYMBOL	PARAMETER	CONDITION		MIN	MAX	UNIT
V_{IH}	High-level input voltage			$.7*V_{DD2}$		V
V_{IL}	Low-level input voltage				$.3*V_{DD2}$	V
V_{OL}	Low-level output voltage	$I_{OL} = 8mA, V_{DD2} = V_{DD2}$ (min)			$.2*V_{DD2}$	V
V_{OH}	High-level output voltage	$I_{OH} = -4mA, V_{DD2} = V_{DD2}$ (min)		$.8*V_{DD2}$		V
C_{IN}[1]	Input capacitance	$f = 1MHz$ @ 0V			12	pF
C_{IO}[1]	Bidirectional I/O capacitance	$f = 1MHz$ @ 0V			12	pF
I_{IN}	Input leakage current	$V_{IN} = V_{DD2}$ and V_{SS}		-2	2	μA
I_{OZ}	Three-state output leakage current	$V_O = V_{DD2}$ and V_{SS} $V_{DD2} = V_{DD2}$ (max), $\overline{G} = V_{DD2}$ (max)		-2	2	μA
I_{OS}[2, 3]	Short-circuit output current	$V_{DD2} = V_{DD2}$ (max), $V_O = V_{DD2}$ $V_{DD2} = V_{DD2}$ (max), $V_O = V_{SS}$		-100	+100	mA
$I_{DD1}(OP_1)$	V_{DD1} Supply current operating @ 1MHz	Inputs : $V_{IL} = V_{SS} + 0.2V$, $V_{IH} = V_{DD2} -0.2V$, $I_{OUT} = 0$ $V_{DD2} = V_{DD2}$ (max)	$V_{DD1} = 1.9V$		15	mA
			$V_{DD1} = 2.0V$		18	mA
$I_{DD1}(OP_2)$	V_{DD1} Supply current operating @ 66MHz	Inputs : $V_{IL} = V_{SS} + 0.2V$, $V_{IH} = V_{DD2} -0.2V$, $I_{OUT} = 0$ $V_{DD2} = V_{DD2}$ (max)	$V_{DD1} = 1.9V$		85	mA
			$V_{DD1} = 2.0V$		105	mA
$I_{DD2}(OP_1)$	V_{DD2} Supply current operating @ 1MHz	Inputs : $V_{IL} = V_{SS} + 0.2V$, $V_{IH} = V_{DD2} -0.2V$, $I_{OUT} = 0$ $V_{DD1} = V_{DD1}$ (max), $V_{DD2} = V_{DD2}$ (max)			1	mA
$I_{DD2}(OP_2)$	V_{DD2} Supply current operating @ 66MHZ	Inputs : $V_{IL} = V_{SS} + 0.2V$, $V_{IH} = V_{DD2} -0.2V$, $I_{OUT} = 0$ $V_{DD1} = V_{DD1}$ (max), $V_{DD2} = V_{DD2}$ (max)			12	mA

$I_{DD1}(SB)^4$	Supply current standby @ 0Hz	CMOS inputs , $I_{OUT} = 0$ $\overline{E1} = V_{DD2}$ -0.2, E2 = GND $V_{DD2} = V_{DD2}$ (max)	$V_{DD1} = 1.9V$		11	mA
			$V_{DD1} = 2.0V$		18	mA
$I_{DD2}(SB)^4$			$V_{DD1} = V_{DD1}$ (max)		100	μA
$I_{DD1}(SB)^4$	Supply current standby A(16:0) @ 66MHz	CMOS inputs , $I_{OUT} = 0$ $\overline{E1} = V_{DD2}$ - 0.2, E2 = GND, $V_{DD2} = V_{DD2}$ (max)	$V_{DD1} = 1.9V$		11	mA
			$V_{DD1} = 2.0V$		18	mA
$I_{DD2}(SB)^4$			$V_{DD1} = V_{DD1}$ (max)		100	μA

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

2. Supplied as a design limit but not guaranteed or tested.

3. Not more than one output may be shorted at a time for maximum duration of one second.

4. $V_{IH} = V_{DD2}$ (max), $V_{IL} = 0V$.

AC CHARACTERISTICS READ CYCLE (Pre and Post-Radiation)*

$V_{DD1} = V_{DD1}$ (min), $V_{DD2} = V_{DD2}$ (min); Unless otherwise noted, Tc is per the temperature ordered

SYMBOL	PARAMETER	8R128K32-15		UNIT
		MIN	MAX	
$t_{AVAV}{}^{1}$	Read cycle time	15		ns
t_{AVQV}	Address to data valid		15	ns
$t_{AXQX}{}^{2}$	Output hold time from address change	3		ns
$t_{GLQX}{}^{2,1}$	$\overline{G}$-controlled output enable time	0		ns
t_{GLQV}	$\overline{G}$-controlled output data valid		7	ns
$t_{GHQZ}{}^{2}$	$\overline{G}$-controlled output three-state time		7	ns
$t_{ETQX}{}^{2,3}$	E-controlled output enable time	5		ns
$t_{ETQV}{}^{3}$	E-controlled access time		15	ns
$t_{EFQZ}{}^{2,4}$	E-controlled output three-state time[2]		7	ns
$t_{BLQX}{}^{1}$	$\overline{LHWE}$, $\overline{HHWE}$ Enable to Output in Low-Z	0		ns
t_{BHQZ}	$\overline{LHWE}$, $\overline{HHWE}$ Enable to Output in High-Z		7	ns
t_{BLQV}	$\overline{LHWE}$, $\overline{HHWE}$ Enable to data valid		10	ns

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

1. Guaranteed but not tested.
2. Three-state is defined as a 200mV change from steady-state output voltage.
3. The ET (chip enable true) notation refers to the latter falling edge of $\overline{E1}$ or rising edge of E2.
4. The EF (chip enable false) notation refers to the latter rising edge of $\overline{E1}$ or falling edge of E2.

Assumptions:

1. $\overline{E1}$ and $\overline{G} \le V_{IL}$ (max) and E2 and $\overline{W} \ge V_{IH}$ (min)

Figure 3a. SRAM Read Cycle 1: Address Access

Assumptions:

1. $\overline{G}, \overline{HHWE}, \overline{LHWE} \le V_{IL}$ (max) and $\overline{W} \ge V_{IH}$ (min)

Figure 3b. SRAM Read Cycle 2: Chip Enable Access

Assumptions:

1. $\overline{E1} \le V_{IL}$ (max) , E2 and $\overline{W} \ge V_{IH}$ (min)

Figure 3c. SRAM Read Cycle 3: Output Enable Access

8

AC CHARACTERISTICS WRITE CYCLE (Pre and Post-Radiation)*

$V_{DD1} = V_{DD1}$ (min), $V_{DD2} = V_{DD2}$ (min); Unless otherwise noted, Tc is per the temperature ordered

SYMBOL	PARAMETER	8R128K32-15 MIN	8R128K32-15 MAX	UNIT
t_{AVAV}[1]	Write cycle time	15		ns
t_{ETWH}	Chip enable to end of write	12		ns
t_{AVET}	Address setup time for write ($\overline{E1}/E2$- controlled)	0		ns
t_{AVWL}	Address setup time for write ($\overline{W}$ - controlled)	1		ns
t_{WLWH}	Write pulse width	12		ns
t_{WHAX}	Address hold time for write ($\overline{W}$ - controlled)	2		ns
t_{EFAX}	Address hold time for chip enable ($\overline{E1}/E2$- controlled)	2		ns
t_{WLQZ}[2]	$\overline{W}$ - controlled three-state time		5	ns
t_{WHQX}[2]	$\overline{W}$ - controlled output enable time	4		ns
t_{ETEF}	Chip enable pulse width ($\overline{E1}/E2$ - controlled)	12		ns
t_{DVWH}	Data setup time	7		ns
t_{WHDX}	Data hold time	2		ns
t_{WLEF}	Chip enable controlled write pulse width	12		ns
t_{DVEF}	Data setup time	7		ns
t_{EFDX}	Data hold time	2		ns
t_{AVWH}	Address valid to end of write	12		ns
t_{WHWL}[1]	Write disable time	3		ns
t_{BLWH}	$\overline{LHWE}$, $\overline{HHWE}$ low to write high	12		ns
t_{BLEF}	$\overline{LHWE}$, $\overline{HHWE}$ low to enable high	12		ns

Notes:

* For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.
1. Tested with $\overline{G}$ high.
2. Three-state is defined as 200mV change from steady-state output voltage.

Assumptions:

1. $\overline{G} \le V_{IL}$ (max). (If $\overline{G} \ge V_{IH}$ (min) then Q(31:0) will be in three-state for the entire cycle.)

Figure 4a. SRAM Write Cycle 1: $\overline{W}$ - Controlled Access

Figure 4b. SRAM Write Cycle 2: Enable -Chip Controlled Access

Assumptions & Notes:
1. $\overline{G} \leq V_{IL}$ (max). (If $\overline{G} \geq V_{IH}$ (min) then Q(31:0) will be in three-state for the entire cycle.)
2. Either $\overline{E1}$ / E2 scenario can occur.

DATA RETENTION CHARACTERISTICS (Pre and Post-Radiation)[*]
($V_{DD2} = V_{DD2}$ (min), 1 Sec DR Pulse)

SYMBOL	PARAMETER	TEMP	MINIMUM	MAXIMUM	UNIT
V_{DR}	V_{DD1} for data retention	--	1.0	--	V
I_{DDR} [1]	Data retention current	-40°C	--	600	μA
		-55°C	--	600	μA
		25°C	--	600	μA
		125°C	--	12	mA
t_{EFR} [1,2]	Chip deselect to data retention time	--	0	--	ns
t_R [1,2]	Operation recovery time	--	t_{AVAV}	--	ns

Notes:
[*] For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.
1. $\overline{E1} = V_{DD2}$ or $E2 = V_{SS}$ all other inputs = V_{DD2} or V_{SS}
2. $V_{DD2} = 0$ volts to V_{DD2} (max)

**Figure 5. Low V_{DD} Data Retention Waveform**

Notes:
1. Measurement of data output occurs at the low to high or high to low transition mid-point
   (i.e., CMOS input = $V_{DD2}/2$).

Figure 6. AC Test Load and Input Waveforms

PACKAGING

Notes:
1. All exposed metallized areas are gold plated over nickel per MIL-PRF-38535.
2. The lid is electrically connected to V_{SS}.
3. Lead finishes are in accordance with MIL-PRF-38535.

Figure 7. 68-Lead Ceramic Quad Flatpack

ORDERING INFORMATION

128K x 32 SRAM

UT **** - ** * * *

Lead Finish:
(A) = Hot solder dipped
(C) = Gold
(X) = Factory option (gold or solder)

Screening:
(C) = HiRel Temperature Range flow (-55°C to +125°C)
(P) = Prototype flow
(W) = Extended industrial temperature range flow (-40°C to +125°C)

Package Type:
(W) = 68-lead ceramic quad flatpack

Access Time:
(15) = 15ns access time (68 CQFP)

Device Type:
(8R128K32) =128K x 32 SRAM

Notes:
1. Lead finish (A,C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
4. HiRel Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.
5. Extended Industrial Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at -40°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

128K x 32 SRAM: SMD

5962 – ****** ** * * *

Lead Finish:
(A) = Hot solder dipped
(C) = Gold
(X) = Factory Option (gold or solder)

Case Outline:
(X) = 68-lead ceramic quad flatpack

Class Designator:
(Q) = QML Class Q
(V) = QML Class V

Device Type
(01) = 15ns access time, CMOS I/O, 68-lead ceramic quad flatpack (-55°C to +125°C)
(02) = 15ns access time, CMOS I/O, 68-lead ceramic quad flatpack (-40°C to +125°C)

Drawing Number: 03236

Total Dose:
(R) = 100K rad(Si)
(F) = 300K rad(Si)

Federal Stock Class Designator: No options

Notes:
1. Lead finish (A,C, or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

NOTES

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced Hi-Rel

EROFLEX
A passion for performance.

Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

Low Power SRAM Read Operations

Table 1: Cross Reference of Applicable Products

Product Name:	Manufacturer Part Number	SMD #	Device Type	Internal PIC Number:*
4M Asynchronous SRAM	UT8R128K32	5962-03236	01 & 02	WC03
4M Asynchronous SRAM	UT8R512K8	5962-03235	01 & 02	WC01
16M Asynchronous SRAM	UT8CR512K32	5962-04227	01 & 02	MQ08
16M Asynchronous SRAM	UT8ER512K32	5962-06261	05 & 06	WC04/05
4M Asynchronous SRAM	UT8Q512E	5962-99607	05 & 06	WJ02
4M Asynchronous SRAM	UT9Q512E	5962-00536	05 & 06	WJ01
16M Asynchronous SRAM	UT8Q512K32E	5962-01533	02 & 03	QS04
16M Asynchronous SRAM	UT9Q512K32E	5962-01511	02 & 03	QS03
32M Asynchronous SRAM	UT8ER1M32	5962-10202	01 - 04	QS16/17
64M Asynchronous SRAM	UT8ER2M32	5962-10203	01 - 04	QS09/10
128M Asynchronous SRAM	UT8ER4M32	5962-10204	01 - 04	QS11/12
40M Asynchronous SRAM	UT8R1M39	5962-10205	01 & 02	QS13
80M Asynchronous SRAM	UT8R2M39	5962-10206	01 & 02	QS14
160M Asynchronous SRAM	UT8R4M39	5962-10207	01 & 02	QS15

* PIC = Aeroflex's internal Product Identification Code

1.0 Overview

The purpose of this application note is to discuss the Aeroflex SRAMs low power read architecture and to inform users of the affects associated with the low power read operations.

2.0 Low Power Read Architecture

The aforementioned Aeroflex designed SRAMs all employ an architecture which reduces power consumption during read accesses. The architecture internally senses data only when new data is requested. A request for new data occurs anytime the chip enable device pin is asserted, or any of the device address inputs transition states while the chip enable is asserted. A trigger is generated and sent to the sensing circuit anytime a request for new data is observed. Since several triggers could occur simultaneously, these triggers are wire-ORed to result in a single sense amplifier activity for the read request. This design method results in less power consumption than designs that continually sense data. Aeroflex's low power SRAMs listed above activate the sensing circuit for approximately 5ns whenever and access is requested, thereby, significantly reducing active power.

2.1 The SRAM Read Cycles.

The data sheets for all the devices noted in Table #1 discuss three methods for performing a read operation. The two most common methods for reading data are an Address Access and a Chip Enabled-Controlled Access. The third access discussed is the Output Enable-Controlled Access. The sequence at which control lines and address inputs are toggled determines which cycle is considered relevant. As discussed in section 2.0, an assertion of chip enable or any address transition while chip enable is asserted, initiates a read cycle. If the device chip enable is asserted prior to any address input transitions, then the read access is considered an Address Access. By keeping the device enabled and repeatedly switching address locations, the user retrieves all data of interest. A Chip Enable-Controlled Access occurs when the address signals are stable prior to asserting the chip enable. The Output Enabled-Controlled Access requires that either an Address Access or Chip Enable-Controlled Access has already been performed and the data is waiting for the Output Enable pin to assert, driving data to the device I/O pins.

The subsequent read cycle verbiage and diagrams are based on the Aeroflex UT8R512K8 data sheet. The number of control, input, and I/O pins will vary across the products listed in Table 1. The basic design family functionality for read operations is common among all the devices.

2.1.0 Address Access Read Cycle

The Address Access is initiated by a change in address inputs while the chip is enabled with $\overline{G}$ asserted and $\overline{W}$ deasserted. Valid data appears on data outputs DQ(7:0) after the specified t_{AVQV} is satisfied. Outputs remain active throughout the entire cycle. As long as chip enable and output enable are active, the address inputs may change at a rate equal to the minimum read cycle time (t_{AVAV}).

t_{AVAV}

A(18:0)

DQ(7:0)   **Previous Valid Data**   **Valid Data**

t_{AVQV}

Assumptions:
1. $\overline{E1}$ and $\overline{G} \leq V_{IL}$ (max) and E2 and $\overline{W} \geq V_{IH}$ (min)

t_{AXQX}

Note: No time references are relevant with respect to Chip Enable(s). Chip Enable(s) is assumed to be asserted.

SRAM Read Cycle 1: Address Access

2.1.1 Chip Enable-Controlled Read Cycle

The Chip Enable-controlled Access is initiated by $\overline{E1}$ and E2 going active while $\overline{G}$ remains asserted, $\overline{W}$ remains deasserted, and the addresses remain stable for the entire cycle. After the specified t_{ETQV} is satisfied, the eight-bit word addressed by A(18:0) is accessed and appears at the data outputs DQ(7:0).


Assumptions:
1. $\overline{G} \leq V_{IL}$ (max) and $\overline{W} \geq V_{IH}$ (min)

Note: <u>No specification is given for address set-up time with respect to chip enable assertion. The read cycle description states that addresses are to remain stable for the entire cycle. Address set-up time relative to chip enable is assumed to be 0ns minimum.</u>

SRAM Read Cycle 2: Chip Enable Access

2.1.1 Output Enabled-Controlled Read Cycle

The Output Enable-controlled Access is initiated by $\overline{G}$ going active while $\overline{E1}$ and E2 are asserted, $\overline{W}$ is deasserted, and the addresses are stable. Read access time is t_{GLQV} unless t_{AVQV} or t_{ETQV} have not been satisfied.

Assumptions:
1. $\overline{E1} \leq V_{IL}$ (max) , E2 > and $\overline{W} \geq V_{IH}$ (min)

SRAM Read Cycle 3: Output Enable Access

3.0 <u>Low Power Read Architecture Timing Consideration</u>

The low power read architecture employed by Aeroflex designed SRAMs results in significant power reduction, especially in applications with longer than minimum read cycle times. However, this type of architecture is responsive to excessive input signal skew when device addressing and chip enable assertion occur simultaneously. Signal skew of greater than 4-5ns between all of the read triggering activities is sufficient to start another read cycle.

3.1　Simultaneous Control and Address Switching

Simultaneous switching of controls and address pins, alone, is not a problem; excessive skew between them is the concern. Consider the application where several SRAM devices are connected to the same memory bus. The address bus is commonly connected to all the devices, but the chip enable pin is singularly connected to each individual SRAM. This configuration results in a loading difference between the address inputs and the chip enable. This lightly loaded chip enable propagates to the memory more quickly than the heavily loaded address lines. The oscilloscope capture of Figure #1 is the actual timing of an application which had intermittent data errors due to address transitions lagging chip enable.

▼　Timing shown from VIL (yellow trace /CS) and VIH (pink for address signal) as delta X = 6ns. Even at actual internal gate switching point (~ VDD/2), the skew is still around 6ns.

Figure #1 SRAM Signal Capture

The signal transitions in the scope plot of Figure #1 appear to be fairly coincidental. A closer look however, reveals the chip enable signal actually starts and reaches V_{IL} approximately 6ns before the address signal reaches V_{IH}. Even at one half V_{DD} (closer to actual logical gate switching of the inputs), the delta in signal times is still approximately 6ns.

Simultaneous switching of controls and address inputs is not recommended for a couple of reasons. The first is the previously described signal skew sensitivity between controls and/or address inputs. The second reason is that activating all the controls and address inputs simultaneously results in peak instantaneous current consumption. This condition causes maximum strain to the power decoupling. Chip Enable activates address decoding circuits, address switching introduces input buffer switching current, and output enable assertion turns on all the device output drivers. Peforming all three simultaneously results in worst case transient current demand by the memory.

3.1.0　Technical Overview of Skew Sensitivity

Recall from section 2.0 that any activity requesting new data causes a read trigger. The triggers are wire-ORed together. In order to meet the faster access times demanded by today's applications, the ORed trigger only exists during the first 4-5ns of the read cycle. Since the slowest of the address transitions occurs more than 5ns after the initiation of the read activity, a second read activity is initiated. The sensing circuit does not have time to normalize before the second read activity has started. For this reason a Chip Enable-Controlled read cycle requires that address inputs remain stable for the entire cycle. Infrequent and random sensing errors can result if the bit columns are continually pulled to one state then quickly requested to sense the opposite state. Another effect of the low power read architecture that differs from previous generation designs (those that continually sense for data) is that the bit line will not be sensed again until another read triggering event occurs. If another read trigger event (chip enable assertion and/or address change) does no occur for a particular address, the incorrect data remains at the outputs.

4.0 Summary and Conclusion

The Aeroflex SRAMs in Table #1 all employ a low power consumption read architecture. Power is conserved by sensing data only when new data is requested. A request occurs anytime chip enable is asserted or any address input signal transitions while chip enable is asserted. The data sheets for the SRAMs listed in Table #1 do not explicitly define the case of simultaneous switching of address and control signals during read operations. Data sheet read cycle descriptions indicate that control inputs are established prior to address changes, and address inputs are stable prior to control assertions. Simultaneous switching of addresses and controls is tolerable, when the skew between all input signals is < 4ns. For designs that must employ the simultaneous activation of address and control signals, two important issues should be considered by the designer. The first is the input signal skew sensitivity of the low power read architecture discussed by this application note. The second is the instantaneous current consumption that results from simultaneous access methods. Aeroflex recommends the use of only one read access method at a time. If multiple read accesses (simultaneous chip enable assertion and address switching) cannot be avoided, then Aeroflex recommends that the chip enable signal be delayed until all addresses have completed transitions.