



DAC4813

QUAD 12-BIT DIGITAL-TO-ANALOG CONVERTER (12-bit port interface)

○ V_{REF OUT}

V_{OUT 1}

O VOUT 2

O V_{OUT 3}

V_{OUT 4}

₩-+-₩

ΛŴ

////-●

/₩-•-₩

-W

FEATURES

- COMPLETE WITH REFERENCE AND OUTPUT AMPLIFIERS
- 12-BIT PORT INTERFACE
- ANALOG OUTPUT RANGE: ±10V
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- INTEGRAL LINEARITY ERROR: ±1/2LSB max
- ±12V to ±15V SUPPLIES

10V

Reference

12-bit

Latches

DAC4813

DB0 LSB

DB11^O MSB

12

• 28-PIN PLASTIC DIP PACKAGE


DESCRIPTION

DAC4813 is a complete quad 12-bit digital-to-analog converter with bus interface logic. Each package includes a precision +10V voltage reference, doublebuffered bus interface including a RESET function and 12-bit D/A converters with voltage-output operational amplifiers.

The double-buffered interface consists of a 12-bit input latch and a D/A latch for each D/A converter. A RESET control allows the D/A outputs to be asynchronously reset to bipolar zero, a feature useful for power-up reset, system initialization and recalibration.

DAC4813 D/A converters are committed to the $\pm 10V$ output range only. Gain and offset are not externally adjustable.

DAC4813 is available with a integral linearity error of 1/2LSB and 12-bit monotonicity guaranteed over temperature. It is packaged in a 28-pin 0.6in. wide plastic DIP package and specified over -40° C to $+85^{\circ}$ C and 0° C to $+70^{\circ}$ C.



SPECIFICATIONS

ELECTRICAL


 T_{A} = +25°C, +V_{CC} = +12V or +15V, -V_{CC} = -12V or -15V, unless otherwise noted.


]			
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
INPUTS						
DIGITAL INPUTS	Over Temperature					
Input Code ⁽¹⁾	Range		Bipolar Offset Binary			
Logic Levels ⁽²⁾		. 0				
V _{IH} ⁽³⁾ V _{II}		+2		+5.5 +0.8	V	
Logic Input Currents		0		+0.0	v	
DB0-DB11, WR, LDAC, RESET, EN _x						
III	V ₁ = +2.7V			±40	μΑ	
IL	V ₁ = +0.4V			±40	μΑ	
TRANSFER CHARACTERISTICS						
ACCURACY						
Linearity Error			±1/4	±1/2	LSB	
Differential Linearity Error			±1/2	±1	LSB	
Gain Error Bipolar Zero Error ⁽⁵⁾			±0.05 ±0.05	±0.2 ±0.2	% %FSR ⁽⁴⁾	
Power Supply Sensitivity			10.00	<u>+0.2</u>		
Of Full Scale +V _{CC}			±5	±20	ppmFSR/%+V _{CC}	
-V _{cc}			±1	±10	ppmFSR/%-V _{CC}	
DRIFT	Over Specification					
Caia	Temperature Range			100	Pr = /00	
Gain Bipolar Zero Drift			±5 ±5	±30 ±15	ppm/°C ppmFSR/°C	
Linearity Error over Temperature			±1/2	±15 ±3/4	LSB	
Monotonicity			Guaranteed	20/1	200	
DYNAMIC CHARACTERISTICS					•	
SETTLING TIME (6)	To within ±0.012%FSR					
	of Final Value					
	5kΩ 500pF Load					
Full Scale Range Change	20V Range	0	4.5	6	μs	
1LSB Output Step (7) At Major Carry Slew Rate		2	10		μs V/μs	
Crosstalk ⁽⁸⁾	5kΩ Loads		0.2		LSB	
OUTPUT						
Output Voltage Range	$\pm V_{CC} \ge \pm 11.4V$			±10	V	
Output Current		±5			mA	
Output Impedance			0.2		Ω	
Short Circuit to ACOM Duration	at DC		Indefinite			
		.0.05	. 40.00	. 40.05	V	
Voltage Source Current Available		+9.95	+10.00	+10.05	v	
for External Loads		2			mA	
Impedance			0.2		Ω	
Temperature Coefficient			±5	±25	ppm/°C	
Short Circuit to Common Duration	at DC		Indefinite			
POWER SUPPLY REQUIREMENTS				. 40 5		
Voltage: +V _{CC} -V _{CC}		+11.4 –11.4	+15 -15	+16.5 -16.5	V	
Current:	No Load	-11.4	-15	-10.5	v	
	$\pm V_{CC} = \pm 15V$					
+V _{CC}			48	60	mA	
-V _{CC}			24	28	mA	
Power Dissipation Potential at DCOM with			1080	1320	mW	
Respect to ACOM ⁽⁹⁾		-3		+3	V	
TEMPERATURE RANGES		-		-	+	
Specification: AP		-40		+85	°C	
JP		0		+70	°C	
Storage		-60		+100	°C	
Thermal Resistance, θ_{JA} , Plastic DIP				30	°C/W	


NOTES: (1) For Two's Complement Input Coding invert the MSB with an external logic inverter. (2) Digital inputs are TTL and +5V CMOS compatible over the specification temperature range. (3) Open DATA input lines will be pulled above +5.5V. See discussion under LOGIC INPUT COMPATIBILITY in the OPERATION section. (4) FSR means Full Scale Range. For example, for \pm 10V output, FSR = 20V. (5) Error at input code 800_{HEX}. (6) Maximum represents the 3 σ limit. Not 100% tested for this parameter. (7) For the worst-case code change: 7FF_{HEX} to 800_{HEX} and 800_{HEX} to 7FF_{HEX}. (8) Crosstalk is defined as the change in any output as a result of any other output being driven from -10V to +10V at rated output current. (9) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.



TIMING DIAGRAMS







ABSOLUTE MAXIMUM RATINGS

+V _{CC} to ACOM -V _{CC} to ACOM +V _{CC} to -V _{CC}	0 to –18V
ACOM to DCOM Digital Inputs to DCOM External Voltage applied to BPO Resistor	$-1V$ to $+V_{CC}$
V _{REF} OUT	Indefinite short to ACOM
Lead Temperature, soldering 10s Max Junction Temperature	+300°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
	28-Pin Plastic DBL Wide DIP 28-Pin Plastic DBL Wide DIP		-40°C to +85°C 0°C to +70°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

TRUTH TABLE

WR	EN1	EN2	EN3	EN4	LDAC	RESET	OPERATION
Х	Х	Х	Х	Х	Х	0	Reset all D/A Latches
1	X	Х	Х	Х	Х	1	No Operation
X	1	1	1	1	1	1	No Operation
0	1	1	1	0	1	1	Load Data into First Rank for D/A 4
0	1	1	0	1	1	1	Load Data into First Rank for D/A 3
0	1	0	1	1	1	1	Load Data into First Rank for D/A 2
0	0	1	1	1	1	1	Load Data into First Rank for D/A 1
0	1	1	1	1	0	1	Load Second Rank from First Rank, All D/As
0	0	0	0	0	0	1	All Latches Transparent

"X" = Don't Care



DAC4813


PIN DESCRIPTIONS

1 DB11 DATA, MSB, positive true. 2 DB10 DATA 3 DB9 DATA 4 DB8 DATA 5 DB7 DATA 6 DB6 DATA 7 DB5 DATA 8 DB4 DATA 9 DB3 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower	
3 DB9 DATA 4 DB8 DATA 5 DB7 DATA 6 DB6 DATA 7 DB5 DATA 8 DB4 DATA 9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simul	
4 DB8 DATA 5 DB7 DATA 6 DB6 DATA 7 DB5 DATA 8 DB4 DATA 9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR / path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A convertupating theadat transfer to the D/A latch and simultaneou	
5 DB7 DATA 6 DB6 DATA 7 DB5 DATA 8 DB4 DATA 9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR / path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converture. 20 DCOM Digital com	
6 DB6 DATA 7 DB5 DATA 8 DB4 DATA 9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR / path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted DCOM 20 DCOM Digital common, logic currents return.	
7 DB5 DATA 8 DB4 DATA 9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR / path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted DCOM 20 DCOM Digital common, logic currents return.	
8 DB4 DATA 9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EnAble for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted DCOM 20 DCOM Digital common, logic currents return.	
9 DB3 DATA 10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. Rt 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted DCOM 20 DCOM Digital common, logic currents return.	
10 DB2 DATA 11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted DCOM 20 DCOM Digital common, logic currents return.	
11 DB1 DATA 12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR/ path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converter 20 20 DCOM Digital common, logic currents return.	
12 DB0 DATA, LSB. 13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. Red does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR / path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted DCOM 20 DCOM Digital common, logic currents return.	
13 RESET Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten by a LDAC-WR command. RE does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR /path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR /path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR /path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted Digital common, logic currents return.	
14 WR does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. 14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converter 20 DCOM Digital common, logic currents return.	
14 WR Write strobe. Must be low for data transfer to any latch (except RESET). 15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR / path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted Digital common, logic currents return.	RESET
15 EN1 Enable for 12-bit input data latch of D/A1. NOTE: This logic path is slower than the WR/ path. 16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR/ path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted Digital common, logic currents return.	
16 EN2 Enable for 12-bit input data latch of D/A2. NOTE: This logic path is slower than the WR/ path. 17 EN3 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR/ path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted to D/A4. DCM 20 DCOM Digital common, logic currents return.	
17 EN3 Enable for 12-bit input data latch of D/A3. NOTE: This logic path is slower than the WR /path. 18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the D/A latch and simultaneous update of all D/A converted to D/A big transfer to the	
18 EN4 Enable for 12-bit input data latch of D/A4. NOTE: This logic path is slower than the WR/ path. 19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to the D/A latch and simultaneous update of all D/A converted provide to t	
19 LDAC Load DAC enable. Must be low with WR for data transfer to the D/A latch and simultaneous update of all D/A converted 20 20 DCOM Digital common, logic currents return.	
20 DCOM Digital common, logic currents return.	
	rters.
21 –V Analog supply input nominally –12V or –15V referred to ACOM	
22 ACOM Analog common, +V _{cc} , -V _{cc} supply return.	
23 +V _{cc} Analog supply input, nominally +12V or +15V referred to ACOM.	
24 V _{out 4} D/A 4 analog output.	
$25 V_{0/T,3}$ D/A 3 analog output.	
26 V _{OUT 2} D/A 2 analog output.	
27 V _{out 1} D/A 1 analog output.	
28 V _{REF OUT} +10V reference output.	

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



BLOCK DIAGRAM





DAC4813



TYPICAL PERFORMANCE CURVES

 $T_{_A}$ = +25°C, $V_{_{CC}}$ = $\pm 15V$ unless otherwise noted.








TYPICAL PERFORMANCE CURVES (CONT)

 $T_{_{\rm A}}$ = +25°C, $V_{_{\rm CC}}$ = ±15V unless otherwise noted.



DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points (digital inputs all "1s" and all "0s"). DAC4813 linearity error is $\pm 1/2$ LSB max at $\pm 25^{\circ}$ C.

DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of 1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word If the DLE is more positive than -1LSB, the D/A is said to be monotonic.


MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. DAC4813 is monotonic over their specification temperature range -40° C to $+85^{\circ}$ C.

DRIFT

Gain Drift is a measure of the change in the Full Scale Range (FSR) output over the specification temperature range. Gain Drift is expressed in parts per million per degree Celsius (ppm/°C).

Bipolar Zero Drift is measured with a data input of 800_{HEX} . The D/A is configured for bipolar output. Bipolar Zero Drift is expressed in parts per million of Full Scale Range per degree Celsius (ppm of FSR/°C).



SETTLING TIME

Settling Time is the total time (including slew time) for the output to settle to within an error band around its final value after a change in input. Settling times are specified to $\pm 0.01\%$ of Full Scale Range (FSR) for two conditions: one for a FSR output change of 20V (25k Ω feedback) and one for a 1LSB change. The 1LSB change is measured at the Major Carry (7FF_{HEX} to 800_{HEX}, and 800_{HEX} to 7FF_{HEX}), the input code transition at which worst-case settling time occurs.

OPERATION

INTERFACE LOGIC

The bus interface logic of the DAC4813 consists of two independently addressable latches in two ranks for each D/A converter. The first rank consists of one 12-bit input latch which can be loaded directly from a 12- or 16-bit microprocessor/microcontroller bus. The input latch holds data temporarily before it is loaded into the second latch, the D/A latch. This double buffered organization permits simultaneous update of all D/As.

All latches are level-triggered. Data present when the control signals are logic "0" will enter the latch. When the control signals return to logic "1", the data is latched.

CAUTION: DAC4813 was designed to use \overline{WR} as the fast strobe. \overline{WR} has a much faster logic path than \overline{EN}_x (or \overline{LDAC}). Therefore, if one permanently wires \overline{WR} to DCOM and uses only \overline{EN}_x to strobe data into the latches, the DATA HOLD time will be long, approximately 20ns to 30ns, and this time will vary considerably in this range from unit to unit. DATA HOLD time using \overline{WR} is 5ns max.



RESET FUNCTION

The Reset function resets only the D/A latch. Therefore, after a RESET, good data must be written to **all** the input latches before an $\overline{\text{LDAC}} - \overline{\text{WR}}$ command is issued. Otherwise, old data or unknown data is present in the input latches and will be transferred to the D/A latch producing an analog output value that may be unwanted.

LOGIC INPUT COMPATIBILITY

DAC4813 digital inputs are TTL compatible (1.4V switching level) over the operating range of $+V_{cc}$. Each input has low leakage and high input impedance. Thus the inputs are suitable for being driven by any type of 5V logic. An equivalent circuit of a digital input is shown in Figure 1.

Open DATA input lines will float to 7V or more. Although this will not harm the DAC4813, current spikes will occur in the input lines when a logic 0 is asserted and, in addition, the speed of the interface will be slower. A digital output driving a DATA input line of the DAC4813 must not drive, **or let the DATA input float**, above +5.5V. Unused DATA inputs should be connected to DCOM.

Unused control inputs should be connected to a voltage greater than +2V but not greater than +5.5V. If this voltage is not available, the control inputs can be connected to $+V_{cc}$ through a 100k Ω resistor to limit the input current.




FIGURE 1. Equivalent Digital Input Circuit.

INPUT CODING

DAC4813 accepts positive-true binary input codes.

Input coding for bipolar analog outputs is Bipolar Offset Binary (BOB), where an input code of 000_{HEX} gives a minus full-scale output, an input of FFF_{HEX} gives an output 1LSB below positive full scale, and zero occurs for an input code of 800_{HEX} .

DAC4813 can be used with two's complement coding if a logic inverter is used ahead of the MSB input (DB11).

INTERNAL/EXTERNAL REFERENCE USE

DAC4813 contains a +10V \pm 50mV voltage reference, V_{REFOUT}. V_{REFOUT} is available to drive external loads sourcing up to 2mA. The load current should be constant, otherwise the gain (and bipolar offset, if connected) of the D/A converters will vary.

Because of the lack of additional pins required for external reference inputs, $V_{\text{REF OUT}}$ is connected internally to all 4 D/A converters. $V_{\text{REF OUT}}$ is available for external use on pin 28.

GAIN AND OFFSET ADJUSTMENTS

DAC4813 has no Gain and Offset Adjustment option.

INSTALLATION

POWER SUPPLY CONNECTIONS

Power supply decoupling capacitors should be added. Best settling time performance occurs using a 1 to 10μ F tantalum capacitor at $-V_{CC}$. Applications with less critical settling time may be ale to use 0.01μ F at $-V_{CC}$ as well as at $+V_{CC}$. The capacitors should be located close to the package.

DAC4813 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. It is recommended that both DIGI-TAL COMMON (DCOM) and ANALOG COMMON (ACOM) be connected directly to a ground plane under the package. If a ground place is not used, connect the ACOM and DCOM pins together close to the package. Since the reference point for V_{OUT} and V_{REFOUT} is the ACOM pin, it is also important to connect the load directly to the ACOM pin. The change in current in the ACOM pin due to an input date word change from 000_{HEX} to FFF_{HEX} is only 1mA for each D/A converter.

OUTPUT VOLTAGE SWING AND RANGE CONNECTIONS

DAC4813 output amplifiers provide a $\pm 10V$ output swing while operating on supplies as low as $\pm 12V \pm 5\%$.

DAC4813 is fully committed to $\pm 10V$ output ranges. Optional ranges are not pin programmable.

12- AND 16-BIT BUS INTERFACES

DAC4813 data is latched into the input latches of each D/A by asserting low each $\overline{\text{ENx}}$ individually and transferring the data from the bus to each input latch by asserting $\overline{\text{WR}}$ low. All D/A outputs in each package are then updated simultaneously by asserting $\overline{\text{LDAC}}$ and $\overline{\text{WR}}$ low.

Be sure to read the CAUTION statement in the LOGIC INPUT COMPATIBILITY section.



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.