

4507 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0107-0301 Rev.3.01 2005.02.04

DESCRIPTION

The 4507 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has a reload register), interrupts, and 10-bit A/D converter.

The various microcomputers in the 4507 Group include variations of the built-in memory size as shown in the table below.

FEATURES

●Timers	
Timer 1	8-bit timer with a reload register
Timer 2	8-bit timer with a reload register
●Interrupt	4 sources
●Key-on wakeup function pins	12
●Input/Output port	18
●A/D converter10-b	it successive comparison method
Watchdog timer	
 Clock generating circuit (ceram 	nic resonator/RC oscillation)

APPLICATION


●LED drive directly enabled (port D)

Electrical household appliance, consumer electronic products, office automation equipment, etc.


Part number	ROM (PROM) size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34507M2-XXXFP	2048 words	128 words	PRSP0024GA-A	Mask ROM
M34507M4-XXXFP	4096 words	256 words	PRSP0024GA-A	Mask ROM
M34507E4FP (Note)	4096 words	256 words	PRSP0024GA-A	One Time PROM

Note: Shipped in blank.

PIN CONFIGURATION



Pin configuration (top view) (4507 Group)



PERFORMANCE OVERVIEW

	Paramete	r	Function				
Number of bas	sic instruct	ions	112				
Minimum instruction execution time		cution time	0.68 μs (at 4.4 MHz oscillation frequency, in high-speed mode)				
Memory sizes	ROM M34507M2		2048 words X 10 bits				
		M34507M4/E4	4096 words X 10 bits				
	RAM	M34507M2	128 words X 4 bits				
		M34507M4/E4	256 words X 4 bits				
Input/Output ports	D0-D5	I/O	Six independent I/O ports. Input is examined by skip decision. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.				
	P00-P03	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software.				
	P10-P13	I/O	4-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.				
	P20, P21	I/O	2-bit I/O port; each pin is equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports P20 and P21 are also used as AINO and AIN1, respectively.				
	P30, P31	I/O	2-bit I/O port; Ports P30 and P31 are also used as AIN2 and AIN3, respectively.				
	С	I/O	1-bit I/O; Port C is also used as port D2.				
Ī	K	I/O	1-bit I/O; Port K is also used as port D3.				
	CNTR	Timer I/O	1-bit I/O; CNTR pin is also used as port P12.				
	INT	Interrupt input	1-bit input; INT pin is also used as port P13.				
	AINO, AIN1 AIN2, AIN3	Analog input	Four independent I/O ports; AIN0-AIN3 are also used as P20, P21, P30 and P31, respectively.				
Timers	Timer 1		8-bit programmable timer with a reload register.				
	Timer 2		8-bit programmable timer with a reload register and has a event counter.				
A/D			10-bit wide, This is equipped with an 8-bit comparator function.				
converter	Analog in	put	4 channel (AINO pin-AIN3 pin)				
Interrupt	Sources		4 (one for external, two for timer, one for A/D)				
	Nesting		1 level				
Subroutine ne	sting		8 levels				
Device structu	ire		CMOS silicon gate				
Package			24-pin plastic molded SSOP (PRSP0024GA-A)				
Operating tem	perature r	ange	−20 °C to 85 °C				
Supply voltage			2.0 V to 5.5 V (It depends on the oscillation frequency and operating mode. Refer to the recommended operating condition.)				
Power dissipation	Active mo	de	1.7 mA (Ta=25°C, VDD = 5.0 V, 4.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state)				
(typical value)			0.5 mA (Ta=25°C, VDD = 3.0 V, 2.0 MHz oscillation frequency, in high-speed mode, output transistors in the cut-off state)				
	RAM back	k-up mode	0.1 μ A (Ta=25°C, VDD = 5 V, output transistors in the cut-off state)				



PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input/output	I/O	An N-channel open-drain I/O pin for a system reset. When the watchdog timer or the built-in power-on reset causes the system to be reset, the RESET pin outputs "L" level.
XIN	System clock input	Input	I/O pins of the system clock generating circuit. When using a ceramic resonator, connect it between pins XIN and XOUT. A feedback resistor is built-in between them. When using
Xout	System clock output	Output	the RC oscillation, connect a resistor and a capacitor to XIN, and leave XOUT pin open.
D0-D5	I/O port D	I/O	Each pin of port D has an independent 1-bit wide I/O function. Each pin has an output latch. For input use, set the latch of the specified bit to "1." Input is examined by skip decision. The output structure is N-channel open-drain. Ports D2 and D3 are equipped with a pull-up function and a key-on wakeup function. Both functions can be switched by software. Ports D2 and D3 are also used as ports C and K, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P12 and P13 are also used as CNTR and INT, respectively.
P20, P21	I/O port P2	I/O	Port P2 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P20 and P21 are also used as AINO and AIN1, respectively.
P30, P31	I/O port P3	I/O	Port P3 serves as a 2-bit I/O port, and it can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Ports P30 and P31 are also used as AIN2 and AIN3, respectively.
Port C	I/O port C	I/O	1-bit I/O port. Port C can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port C has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port C is also used as port D2.
Port K	I/O port K	I/O	1-bit I/O port. Port K can be used as inputs when the output latch is set to "1." The output structure is N-channel open-drain. Port K has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port K is also used as port D3.
CNTR	Timer input/output	I/O	CNTR pin has the function to input the clock for the timer 2 event counter, and to output the timer 1 or timer 2 underflow signal divided by 2. This pin is also used as port P12.
INT	Interrupt input	Input	INT pin accepts external interrupts. It has the key-on wakeup function which can be switched by software. This pin is also used as port P13.
AIN0-AIN3	Analog input	Input	A/D converter analog input pins. AIN0 and AIN1 are also used as ports P20 and P21, respectively. AIN2 and AIN3 are also used as ports P30 and P31, respectively.

MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction	Pin	Multifunction	Pin	Multifunction
D2	С	С	D2	P20	AIN0	AIN0	P20
D3	K	K	D3	P21	AIN1	AIN1	P21
P12	CNTR	CNTR	P12	P30	AIN2	AIN2	P30
P13	INT	INT	P13	P31	AIN3	AIN3	P31

Notes 1: Pins except above have just single function.

- 2: The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- 3: The input of P12 can be used even when CNTR (output) is selected.
 4: The input/output of P20, P21, P30 and P31 can be used even when AIN0, AIN1, AIN2 and AIN3 are selected.



DEFINITION OF CLOCK AND CYCLE

Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- External ceramic resonator
- External RC oscillation
- Clock (f(XIN)) by the external clock
- Clock (f(RING)) of the on-chip oscillator which is the internal oscillator.
- System clock

The system clock is the basic clock for controlling this product. The system clock is selected by the bits 2 and 3 of the clock control register MR.

Table Selection of system clock

Register MR		System clock	Operation mode
MR3 MR2 (Note 1)		(Note 1)	
0	0	f(XIN) or f(RING)	High-speed mode
0	1	f(XIN)/2 or f(RING)/2	Middle-speed mode
1	0	f(XIN)/4 or f(RING)/4	Low-speed mode
1	1	f(XIN)/8 or f(RING)/8	Default mode

Notes 1: The on-chip oscillator clock is f(RING), the clock by the ceramic resonator, RC oscillation or external clock is f(XIN).

2: The default mode is selected after system is released from reset and is returned from RAM back-up.

Instruction clock

The instruction clock is a signal derived by dividing the system clock by 3. The one instruction clock cycle generates the one machine cycle.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

PORT FUNCTION

Port	Pin	Input Output	Output structure	I/O unit	Control instructions	Control registers	Remark
Port D	D0, D1, D4, D5 D2/C D3/K	I/O (6)	N-channel open-drain	1	SD, RD SZD, CLD SCP, RCP SNZCP IAK, OKA	PU2, K2	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P0	P00-P03	I/O (4)	N-channel open-drain	4	OP0A IAP0	PU0, K0	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P1	P10, P11 P12/CNTR, P13/INT	I/O (4)	N-channel open-drain	4	OP1A IAP1	PU1, K1 W6, I1	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P2	P20/AIN0 P21/AIN1	I/O (2)	N-channel open-drain	2	OP2A IAP2	PU2, K2 Q1	Built-in programmable pull-up functions Key-on wakeup functions (programmable)
Port P3	P30/AIN2 P31/AIN3	I/O (2)	N-channel open-drain	2	OP3A IAP3	Q1	



CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
XIN	Connect to Vss.	System operates by the on-chip oscillator. (Note 1)
Хоит	Open.	System operates by the external clock.
		(The ceramic resonator is selected with the CMCK instruction.)
		System operates by the RC oscillator.
		(The RC oscillation is selected with the CRCK instruction.)
		System operates by the on-chip oscillator. (Note 1)
D0, D1	Open. (Output latch is set to "1.")	
D4, D5	Open. (Output latch is set to "0.")	
	Connect to Vss.	
D2/C	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
D ₃ /K	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P00-P03	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P10, P11	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P12/CNTR	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P13/INT	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. The input to INT pin is disabled. (Notes 4, 5)
	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P20/AIN0	Open. (Output latch is set to "1.")	The key-on wakeup function is not selected. (Note 4)
P21/AIN1	Open. (Output latch is set to "0.")	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
	Connect to Vss.	The pull-up function and the key-on wakeup function are not selected. (Notes 2, 3)
P30/AIN2	Open. (Output latch is set to "1.")	
P31/AIN3	Open. (Output latch is set to "0.")	
	Connect to Vss.	


Notes 1: When the ceramic resonator or the RC oscillation is not selected by program, system operates by the on-chip oscillator (internal oscillator).

- 2: When the pull-up function is left valid, the supply current is increased. Do not select the pull-up function.
- 3: When the key-on wakeup function is left valid, the system returns from the RAM back-up state immediately after going into the RAM back-up state. Do not select the key-on wakeup function.
- 4: When selecting the key-on wakeup function, select also the pull-up function.
- 5: Clear the bit 3 (I13) of register I1 to "0" to disable to input to INT pin (after reset: I13 = "0")


(Note when connecting to Vss)

• Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.







Port block diagram (1)




Port block diagram (2)



Port block diagram (3)



Port block diagram (4)



External interrupt circuit structure

FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of Ao is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

Register E is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).

Register D is undefined after system is released from reset and returned from the RAM back-up. Accordingly, set the initial value.




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 5 shows the stack registers (SKs) structure.


Figure 6 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine. Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.



Stack pointer (SP) points "7" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after eight stack registers are used ((SP) = 7), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8)

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).

• Note

Register Z of data pointer is undefined after system is released from reset

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMOY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34507M4.

Table 1 ROM size and pages

Part number	ROM (PROM) size (X 10 bits)	Pages
M34507M2	2048 words	16 (0 to 15)
M34507M4	4096 words	32 (0 to 31)
M34507E4	4096 words	32 (0 to 31)

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 7 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34507M4/M34507E4




Fig. 11 Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

• Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the RAM back-up. After system is returned from the RAM back-up, set these registers.

Table 2 RAM size

Part number	RAM size
M34507M2	128 words X 4 bits (512 bits)
M34507M4	256 words X 4 bits (1024 bits)
M34507E4	256 words X 4 bits (1024 bits)




Fig. 12 RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

Table 3 Interrupt sources

	torrapt oouroo		
Priority level	Interrupt name	Activated condition	Interrupt address
1	External 0 interrupt	Level change of INT pin	Address 0 in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4 in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6 in page 1
4	A/D interrupt	Completion of A/D conversion	Address C in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
A/D interrupt	ADF	SNZAD	V22

Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
 An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically
- Interrupt enable flag (INTE)
 INTE flag is cleared to "0" so that interrupts are disabled.
- Interrupt request flag
 Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
 The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

stored in the stack register (SK).

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return from an interrupt service routine. Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram

(6) Interrupt control registers

- Interrupt control register V1
 Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.
- Interrupt control register V2
 The A/D interrupt enable bit is assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 6 Interrupt control registers

	cirupt control registers			I	
	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W
\/12	V13 Timer 2 interrupt enable bit		Interrupt disabled	Interrupt disabled (SNZT2 instruction is valid)	
V 13			Interrupt enabled (SNZT2 instruction is invalid) (Note 2)		2)
\/12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
V 12		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)		
V11	Not used	0	This bit has no function, but read/write is enabled.		
V '''	V11 Not used		This bit has no function, but read/write is enabled.		
V10	V10 External 0 interrupt enable bit	0	Interrupt disabled	(SNZ0 instruction is valid)	
V 10	External o interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)		

	Interrupt control register V2		reset : 00002	at RAM back-up: 00002	R/W
V23 Not used		0			
V23	Not used		This bit has no function, but read/write is enabled.		
1/20	V22 A/D interrupt enable bit	0	Interrupt disabled (SNZAD instruction is valid)		
V Z 2		1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)		
\/24	Not used	0	This bit has no function, but read/write is enabled.		
V21	V2 ₁ Not used		This bit has no fariotion, but road/write is chabled.		
1/00	V2n Not used	0	This bit has no function, but read/write is enabled.		
V20	Not used	1			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts only occur when the respective INTE flag, interrupt enable bits (V10, V12, V13, V22), and interrupt request flag are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of other than one-cycle instructions (Refer to Figure 16).



^{2:} These instructions are equivalent to the NOP instruction.




Fig. 16 Interrupt sequence

EXTERNAL INTERRUPTS

The 4507 Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	INT	When the next waveform is input to INT pin	I 11
		Falling waveform ("H"→"L")	l12
		Rising waveform ("L"→"H")	
		Both rising and falling waveforms	




Fig. 17 External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to INT pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.

- ① Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- 2 Select the valid waveform with the bits 1 and 2 of register I1.
- $\ensuremath{\texttt{3}}$ Clear the EXF0 flag to "0" with the SNZ0 instruction.
- Set the NOP instruction for the case when a skip is performed
 with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.



(2) External interrupt control registers

• Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W	
l13	INT pin input control bit (Note 2)	0	INT pin input disab	INT pin input disabled		
113	in in pin input control bit (Note 2)	1	INT pin input enab	led		
112	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform ("L" level of INT pin is recognized with the SNZI0 instruction)/"L" level			
112		1	Rising waveform ('instruction)/"H" lev	'H" level of INT pin is recognized wi el	th the SNZI0	
I1 ₁	INT pin adda dataction circuit central hit	0	One-sided edge de	etected		
1111	I11 INT pin edge detection circuit control bit	1 Both edges detected				
110	INT pin	0	Disabled			
110	timer 1 control enable bit	1	Enabled			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

^{2:} When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

(3) Notes on interrupts

- ① Note [1] on bit 3 of register I1
 - When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 18①) and then, change the bit 3 of register I1.
 - In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 18②).
 - Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 18³).




Fig. 18 External 0 interrupt program example-1

- 2 Note [2] on bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 19①).

```
LA 0 ; (00XX2)
TI1A ; Input of INT disabled.......

DI
EPOF
POF ; RAM back-up

X: these bits are not used here.
```

Fig. 19 External 0 interrupt program example-2

- ③ Note [3] on bit 2 of register I1 When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 20①) and then, change the bit 2 of register I1 is changed. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 20②). Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 20③).




Fig. 20 External 0 interrupt program example-3

TIMERS

The 4507 Group has the following timers.

· Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n + 1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

Fixed dividing frequency timer
 The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig. 21 Auto-reload function

The 4507 Group timer consists of the following circuits.

- Prescaler : frequency divider
- Timer 1: 8-bit programmable timer
- Timer 2: 8-bit programmable timer
 (Timers 1 and 2 have the interrupt function, respectively)
- 16-bit timer

Prescaler and timers 1 and 2 can be controlled with the timer control registers W1, W2 and W6. The 16-bit timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 9 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	Frequency divider	Instruction clock	4, 16	Timer 1 and 2 count sources	W1
Timer 1	8-bit programmable	Prescaler output (ORCLK)	1 to 256	Timer 2 count source	W1
	binary down counter			CNTR output	W2
	(link to INT input)			Timer 1 interrupt	W6
Timer 2	8-bit programmable	Timer 1 underflow	1 to 256	CNTR output	W2
	binary down counter	Prescaler output (ORCLK)		Timer 2 interrupt	W6
		CNTR input			
		System clock			
16-bit timer	16-bit fixed dividing	Instruction clock	65536	Watchdog timer	
	frequency binary down			(The 16th bit is counted twice)	
	counter				




Fig. 22 Timers structure

Table 10 Timer control registers

Timer control register W1		at reset : 00002		at RAM back-up : 00002	R/W	
W13	W13 Prescaler control bit		Stop (state initialize	Stop (state initialized)		
VVIS	Frescaler control bit	1	Operating			
\\/1 o	W12 Prescaler dividing ratio selection bit	0	Instruction clock divided by 4			
VV 12		1	Instruction clock divided by 16			
W11	Timer 1 control bit	0	Stop (state retained)			
VVII	W11 Timer 1 control bit		Operating			
W ₁₀ Timer 1 count start synchronous circuit control bit	0	Count start synchronous circuit not selected				
	1	Count start synchro	onous circuit selected			

	Timer control register W2		at reset : 00002		at RAM back-up : state retained	R/W
W23	Timer 2 control bit	()	Stop (state retained	d)	
VV23	Timer 2 control bit		1 Operating			
W22	Timer 1 count auto-stop circuit selection	0		Count auto-stop circuit not selected		
VVZ2	bit (Note 2)			Count auto-stop circuit selected		
		W21	W20		Count source	
W21		0	0	Timer 1 underflow	signal	
	Timer 2 count source selection bits		1	Prescaler output (ORCLK)		
W20		1	0	CNTR input		
	VV20		1	System clock		

Timer control register W6		at reset : 00002		at RAM back-up : state retained	R/W
W63	W63 Not used		This hit has no fun	This bit has no function, but read/write is enabled.	
			THIS SIC HGS HO TUIT		
W62	W63 Not used		This bit has no function, but read/write is enabled.		
1 *****	W62 Not used	1	This bit has no function, but read/write is enabled.		
W61	W61 CNTR output selection bit		Timer 1 underflow signal divided by 2 output		
****			Timer 2 underflow signal divided by 2 output		
W60 P12/CNTR function selection bit	0	P12(I/O)/CNTR input (Note 3)			
	F12/CNTR function selection bit	1	P12 (input)/CNTR input/output (Note 3)		

Notes 1: "R" represents read enabled, and "W" represents write enabled.

- 2: This function is valid only when the timer 1 count start synchronization circuit is selected.
- 3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

(1) Timer control registers

• Timer control register W1

Register W1 controls the count operation of timer 1, the selection of count start synchronous circuit, and the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

• Timer control register W2

Register W2 controls the selection of timer 1 count auto-stop circuit, and the count operation and count source of timer 2. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W6

Register W6 controls the P12/CNTR pin function and the selection of CNTR output. Set the contents of this register through register A with the TW6A instruction. The TAW6 instruction can be used to transfer the contents of register W6 to register A..

(2) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock. Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. Prescaler is initialized, and the output signal (ORCLK) stops when the bit 3 of register W1 is cleared to "0."



(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. Stop counting and then execute the T1AB instruction to set data to timer 1. Data can be written to reload register (R1) with the TR1AB instruction.

When writing data to reload register R1 with the TR1AB instruction, the downcount after the underflow is started from the setting value of reload register R1.

Timer 1 starts counting after the following process;

- ① set data in timer 1, and
- 2 set the bit 1 of register W1 to "1."

However, INT pin input can be used as the start trigger for timer 1 count operation by setting the bit 0 of register W1 to "1."

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 2 of register W2 to "1."

When a value set is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

Data can be read from timer 1 with the TAB1 instruction. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the T2AB instruction. Stop counting and then execute the T2AB instruction to set data to timer 2.

Timer 2 starts counting after the following process;

- 1) set data in timer 2,
- ② select the count source with the bits 0 and 1 of register W2, and ③ set the bit 3 of register W2 to "1."

When a value set is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

Data can be read from timer 2 with the TAB2 instruction. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer interrupt request flags (T1F, T2F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2).

Use the interrupt control register V1 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.

(6) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register W1 to "1." The control by INT pin input can be performed by setting the bit 0 of register I1 to "1."

The count start synchronous circuit is set by level change ("H"→"L" or "L"→"H") of INT pin input. This valid waveform is selected by bits 1 (I11) and 2 (I12) of register I1 as follows;

- I11 = "0": Synchronized with one-sided edge (falling or rising)
- I11 = "1": Synchronized with both edges (both falling and rising)
 When register I11="0" (synchronized with the one-sided edge), the rising or falling waveform can be selected by the bit 2 of register I1;
- I12 = "0": Falling waveform
- I12 = "1": Rising waveform

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to each timer by inputting valid waveform to INT pin. Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or reset.

However, when the count auto-stop circuit is selected (register W22 = "1"), the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(7) Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop cicuit is valid by setting the bit 2 of register W2 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.



(8) Timer input/output pin (P12/CNTR pin)

CNTR pin is used to input the timer 2 count source and output the timer 1 and timer 2 underflow signal divided by 2.

The P12/CNTR pin function can be selected by bit 0 of register W6. The CNTR output signal can be selected by bit 1 of register W6. When the CNTR input is selected for timer 2 count source, timer 2 counts the falling waveform of CNTR input.

(9) Precautions

Note the following for the use of timers.

Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

Count source

Stop timer 1 or 2 counting to change its count source.

•Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

•Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

•Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.




Fig. 23 Count timing diagram at CNTR input

Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 24 Timer count start timing and count time when operation starts (T1, T2)



WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "FFFF16," the next count pulse is input), the WDF1 flag is set to "1."

If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the $\overline{\text{RESET}}$ pin outputs "L" level to reset the microcomputer.

Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.

When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode. The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.




Fig. 25 Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction. When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 26). The watchdog timer is not stopped with only the DWDT instruction. The contents of WDF1 flag and timer WDT are initialized at the RAM back-up mode.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up state (refer to Figure 27). The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig. 26 Program example to start/stop watchdog timer

```
₩RST; WDF1 flag cleared
NOP
DI; Interrupt disabled
EPOF; POF instruction enabled
POF2
↓
Oscillation stop (RAM back-up mode)

•
```

Fig. 27 Program example to enter the RAM back-up mode when using the watchdog timer

A/D CONVERTER

The 4507 Group has a built-in A/D conversion circuit that performs conversion by 10-bit successive comparison method. Table 11 shows the characteristics of this A/D converter. This A/D converter can also be used as an 8-bit comparator to compare analog voltages input from the analog input pin with preset values.

Table 11 A/D converter characteristics

Parameter	Characteristics
Conversion format	Successive comparison method
Resolution	10 bits
Relative accuracy	Linearity error: ±2LSB
	Differential non-linearity error: ±0.9LSB
Conversion speed	46.5 μ s (High-speed mode at 4.0 MHz oscillation frequency)
Analog input pin	4




Fig. 28 A/D conversion circuit structure

Table 12 A/D control registers

A/D control register Q1		at res		reset : 00002	at RAM back-up : state retained R/V	٧	
Q13	A/D operation mode selection bit	C)	A/D conversion mod	A/D conversion mode		
Q13	Operation mode selection bit	1		Comparator mode			
Q12	Not used	1) 	This bit has no func	tion, but read/write is enabled.		
		Q11	Q10		Selected pins		
Q11	Analan ingut win anlanting bits	0	0	AIN0			
	Analog input pin selection bits	0	1	AIN1			
Q10		1	0	AIN2			
~10		1	1	AIN3			

Note: "R" represents read enabled, and "W" represents write enabled.

(1) Operating at A/D conversion mode

The A/D conversion mode is set by setting the bit 3 of register Q1 to "0."

(2) Successive comparison register AD

Register AD stores the A/D conversion result of an analog input in 10-bit digital data format. The contents of the high-order 8 bits of this register can be stored in register B and register A with the TABAD instruction. The contents of the low-order 2 bits of this register can be stored into the high-order 2 bits of register A with the TALA instruction. However, do not execute these instructions during A/D conversion.

When the contents of register AD is n, the logic value of the comparison voltage V_{ref} generated from the built-in DA converter can be obtained with the reference voltage V_{DD} by the following formula:

Logic value of comparison voltage Vref

$$Vref = \frac{V_{DD}}{1024} \times n$$

n: The value of register AD (n = 0 to 1023)

(3) A/D conversion completion flag (ADF)

A/D conversion completion flag (ADF) is set to "1" when A/D conversion completes. The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(4) A/D conversion start instruction (ADST)

A/D conversion starts when the ADST instruction is executed. The conversion result is automatically stored in the register AD.

(5) A/D control register Q1

Register Q1 is used to select the operation mode and one of analog input pins.

(6) Operation description

A/D conversion is started with the A/D conversion start instruction (ADST). The internal operation during A/D conversion is as follows:

- ① When the A/D conversion starts, the register AD is cleared to "00016."
- ② Next, the topmost bit of the register AD is set to "1," and the comparison voltage Vref is compared with the analog input voltage VIN.
- ③ When the comparison result is V_{ref} < V_{IN}, the topmost bit of the register AD remains set to "1." When the comparison result is V_{ref} > V_{IN}, it is cleared to "0."

The 4507 Group repeats this operation to the lowermost bit of the register AD to convert an analog value to a digital value. A/D conversion stops after 62 machine cycles (46.5 μ s when f(XIN) = 4.0 MHz in high-speed mode) from the start, and the conversion result is stored in the register AD. An A/D interrupt activated condition is satisfied and the ADF flag is set to "1" as soon as A/D conversion completes (Figure 29).



Comparison voltage (Vref) value At starting conversion Change of successive comparison register AD Vdd 1 0 0 0 0 1st comparison 2 VDD VDD *****1 1 0 ----0 0 0 2nd comparison 2 4 Vdd Vdd Vdd ***1** *2 0 0 0 1 3rd comparison 2 8 4 A/D conversion result After 10th comparison Vdd Vdd *2 *Α completes 2 1024

Table 13 Change of successive comparison register AD during A/D conversion

*2: 2nd comparison result *1: 1st comparison result *3: 3rd comparison result *8: 8th comparison result

*9: 9th comparison result *A: 10th comparison result

(7) A/D conversion timing chart

Figure 29 shows the A/D conversion timing chart.




Fig. 29 A/D conversion timing chart

(8) How to use A/D conversion

How to use A/D conversion is explained using as example in which the analog input from P21/AIN1 pin is A/D converted, and the highorder 4 bits of the converted data are stored in address M(Z, X, Y) = (0, 0, 0), the middle-order 4 bits in address M(Z, X, Y) = (0, 0, 1), and the low-order 2 bits in address M(Z, X, Y) = (0, 0, 2) of RAM. The A/D interrupt is not used in this example.

- ① Select the AIN1 pin function and A/D conversion mode with the register Q1 (refer to Figure 30).
- ② Execute the ADST instruction and start A/D conversion.
- 3 Examine the state of ADF flag with the SNZAD instruction to determine the end of A/D conversion.
- 4 Transfer the low-order 2 bits of converted data to the high-order 2 bits of register A (TALA instruction).
- ⑤ Transfer the contents of register A to M (Z, X, Y) = (0, 0, 2).
- ® Transfer the high-order 8 bits of converted data to registers A and B (TABAD instruction).
- ® Transfer the contents of register B to register A, and then, store into M(Z, X, Y) = (0, 0, 0).




Fig. 30 Setting registers

(9) Operation at comparator mode

The A/D converter is set to comparator mode by setting bit 3 of the register Q1 to "1."

Below, the operation at comparator mode is described.

(10) Comparator register

In comparator mode, the built-in DA comparator is connected to the 8-bit comparator register as a register for setting comparison voltages. The contents of register B is stored in the high-order 4 bits of the comparator register and the contents of register A is stored in the low-order 4 bits of the comparator register with the TADAB instruction.

When changing from A/D conversion mode to comparator mode, the result of A/D conversion (register AD) is undefined.

However, because the comparator register is separated from register AD, the value is retained even when changing from comparator mode to A/D conversion mode. Note that the comparator register can be written and read at only comparator mode.

If the value in the comparator register is n, the logic value of comparison voltage V_{ref} generated by the built-in DA converter can be determined from the following formula:

Logic value of comparison voltage
$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n: The value of register AD (n = 0 to 255)

(11) Comparison result store flag (ADF)

In comparator mode, the ADF flag, which shows completion of A/D conversion, stores the results of comparing the analog input voltage with the comparison voltage. When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1." The state of ADF flag can be examined with the skip instruction (SNZAD). Use the interrupt control register V2 to select the interrupt or the skip instruction.

The ADF flag is cleared to "0" when the interrupt occurs or when the next instruction is skipped with the skip instruction.

(12) Comparator operation start instruction (ADST instruction)

In comparator mode, executing ADST starts the comparator operating.

The comparator stops 8 machine cycles after it has started (6 μ s at f(XIN) = 4.0 MHz in high-speed mode). When the analog input voltage is lower than the comparison voltage, the ADF flag is set to "1."

(13) Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for ports P2 and P3 functions:

· Selection of analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2, P31/AIN3 are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined

· TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

(14) Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following:

- Clear the bit 2 of register V2 to "0" to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the
 operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a
 value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 31 Comparator operation timing chart

(15) Definition of A/D converter accuracy

The A/D conversion accuracy is defined below (refer to Figure 32).

· Relative accuracy

① Zero transition voltage (VoT)

This means an analog input voltage when the actual A/D conversion output data changes from "0" to "1."

② Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A/D conversion output data changes from "1023" to "1022."

3 Linearity error

This means a deviation from the line between VoT and VFST of a converted value between VoT and VFST.

Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between VoT and VFST by 1 LSB at the relative accuracy.

Absolute accuracy

This means a deviation from the ideal characteristics between 0 to VDD of actual A/D conversion characteristics.

Vn: Analog input voltage when the output data changes from "n" to "n+1" (n = 0 to 1022)

• 1LSB at relative accuracy
$$\rightarrow \frac{VFST-V0T}{1022}$$
 (V)

• 1LSB at absolute accuracy
$$\rightarrow \frac{VDD}{1024}$$
 (V)




Fig. 32 Definition of A/D conversion accuracy

RESET FUNCTION

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied; the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to $\overline{\text{RESET}}$ pin, software starts from address 0 in page 0.




Fig. 33 Reset release timing




Fig. 34 RESET pin input waveform and reset operation

(1) Power-on reset

Reset can be performed automatically at power on (power-on reset) by connecting a diode and a capacitor to RESET pin. Connect RESET pin and the external circuit at the shortest distance.




Fig. 35 Structure of reset pin and its peripherals, and power-on reset operation

Table 14 Port state at reset

Table 14 FUIL State at 16561		
Name	Function	State
Do, D1, D4, D5	Do, D1, D4, D5	High-impedance (Note 1)
D2/C, D3/K	D2, D3	High-impedance (Notes 1, 2)
P00, P01, P02, P03	P00-P03	High-impedance (Notes 1, 2)
P10, P11, P12/CNTR, P13/INT	P10-P13	High-impedance (Notes 1, 2)
P20/AIN0, P21/AIN1	P20, P21	High-impedance (Notes 1, 2)
P30/AIN2, P31/AIN3	P30, P31	High-impedance (Note 1)

Notes 1: Output latch is set to "1."

2: Pull-up transistor is turned OFF.

(2) Internal state at reset

Figure 36 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 36 are undefined, so set the initial value to them.

0 0 0 0 0 0 0
Interrupt disabled)
Interrupt disabled)
Interrupt disabled)
Prescaler and timer 1 stopped
Timer 2 stopped)
"X

Fig. 36 Internal state at reset

RAM BACK-UP MODE

The 4507 Group has the RAM back-up mode.

When the POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

The POF2 instruction is equal to the NOP instruction when the EPOF instruction is not executed before the POF2 instruction.

As oscillation stops retaining RAM, the function of reset circuit and states at RAM back-up mode, current dissipation can be reduced without losing the contents of RAM.

Table 15 shows the function and states retained at RAM back-up. Figure 37 shows the state transition.

(1) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the EPOF instruction and POF2 instruction continuously, the CPU starts executing the program from address 0 in page 0. In this case, the P flag is "1."

(3) Cold start condition

The CPU starts executing the program from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- reset by watchdog timer is performed, or In this case, the P flag is "0."

Table 15 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	^
Contents of RAM	0
Port level	(Note 5)
Selected oscillation circuit	0
Timer control register W1	×
Timer control registers W2, W6	0
Clock control register MR	×
Interrupt control registers V1, V2	×
Interrupt control register I1	0
Timer 1 function	×
Timer 2 function	(Note 3)
A/D conversion function	×
A/D control register Q1	0
Pull-up control registers PU0 to PU2	0
Key-on wakeup control registers K0 to K2	0
External 0 interrupt request flag (EXF0)	×
Timer 1 interrupt request flag (T1F)	X
Timer 2 interrupt request flag (T2F)	(Note 3)
Watchdog timer flags (WDF1)	X (Note 4)
Watchdog timer enable flag (WEF)	×
16-bit timer (WDT)	X (Note 4)
A/D conversion completion flag (ADF)	×
Interrupt enable flag (INTE)	X

Notes 1:"O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "7" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer flag WDF1 with the WRST instruction, and then execute the POF2 instruction.
- 5: As for the D2/C pin, the output latch of port C is set to "1" at the RAM back-up. However, the output latch of port D2 is retained. As for the other ports, their output levels are retained at the RAM back-up.

(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 16 shows the return condition for each return source.

(5) Control registers

· Key-on wakeup control register K0

Register K0 controls the port P0 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.

- · Key-on wakeup control register K1
- Register K1 controls the port P1 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K2
 Register K2 controls the ports P2, D2/C and D3/K key-on wakeup function. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be

used to transfer the contents of register K2 to register A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P0 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction.

- Pull-up control register PU1
 - Register PU1 controls the ON/OFF of the port P1 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction.
- Pull-up control register PU2

Register PU2 controls the ON/OFF of the ports P2, D2/C and D3/K pull-up transistor. Set the contents of this register through register A with the TPU2A instruction.

· Interrupt control register I1

Register I1 controls the valid waveform of the external 0 interrupt, the input control of INT pin and the return input level. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 16 Return source and return condition

	Return source	Return condition	Remarks
	Port P0	Return by an external "L" level in-	The key-on wakeup function can be selected by one port unit. Set the port
signal	Port P1 (Note)	put.	using the key-on wakeup function to "H" level before going into the RAM back-up state.
	Port P2		back-up state.
enb	Ports D2/C, D3/K		
wakeup	Port P13/INT	Return by an external "H" level or	Select the return level ("L" level or "H" level) with the bit 2 of register I1 ac-
	(Note)	"L" level input. The return level can be selected with the bit 2	cording to the external state before going into the RAM back-up state.
External		(I12) of register I1.	
Ш		When the return level is input, the EXF0 flag is not set.	

Note: When the bit 3 (K13) of register K1 is "0", the key-on wakeup of the INT pin is valid ("H" or "L" level). It is "1", the key-on wakeup of port P13 is valid ("L" level).






Fig. 37 State transition




Fig. 38 Set source and clear source of the P flag




Fig. 39 Start condition identified example using the SNZP instruction

Table 17 Key-on wakeup control register

	Key-on wakeup control register K0		reset: 00002	at RAM back-up : state retained	R/W
K03	Port P03 key-on wakeup		Key-on wakeup not used		
KU3	control bit	1 Key-on wakeup used		ed	
1/0-	Port P02 key-on wakeup	0	Key-on wakeup not used		
K02	control bit	1	Key-on wakeup use	ed	
KO.	Port P01 key-on wakeup	0	Key-on wakeup not	used	
K01	control bit	1 Key-on wakeup used		ed	
I/Oo	Port P0o key-on wakeup		Key-on wakeup not used		
K0 0	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W
K13	Port P13/INT key-on wakeup		P13 key-on wakeup not used/INT pin key-on wakeup used		
K13	control bit	1	P13 key-on wakeup used/INT pin key-on wakeup not used		
K12	Port P12/CNTR key-on wakeup	0	Key-on wakeup not used		
K12	control bit	1	Key-on wakeup used		
1/4 /	Port P11 key-on wakeup	0	Key-on wakeup not	used	
N11	K11 control bit		Key-on wakeup used		
K10	Port P10 key-on wakeup		Key-on wakeup not used		
K10	control bit	1	Key-on wakeup used		

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W	
I/Os	Port D3/K key-on wakeup	0 Key-on wakeup not us		tused		
K23	control bit	1 Key-on wakeup used		ed		
K22	Port D2/C key-on wakeup	0 Key-on wakeup not		ot used		
N22	control bit	1 Key-on wakeup use		ed		
K21	Port P21/AIN1 key-on wakeup	0	Key-on wakeup not	used		
NZ1	control bit	1 Key-on wakeup used				
K20	Port P20/AIN0 key-on wakeup	0 Key-on wakeup not		used		
N 20	control bit	1	Key-on wakeup use	ed		

Note: "R" represents read enabled, and "W" represents write enabled.

Table 18 Pull-up control register and interrupt control register

	Pull-up control register PU0		reset : 00002	at RAM back-up : state retained	W
DUO	Port P03 pull-up transistor	0 Pull-up transistor OF) FF	
PU03	control bit	1 Pull-up transistor O		N	
DUO	Port P02 pull-up transistor	0 Pull-up transistor C		FF	
PU02	control bit	1 Pull-up transistor O		N	
DUO	Port P01 pull-up transistor	0 Pull-up transistor O		FF	
PU01	control bit	1 Pull-up transistor ON		N	
DUO	Port P00 pull-up transistor		Pull-up transistor O	FF	
PU00	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU1		reset : 00002	at RAM back-up : state retained	W
DUIA	Port P13/INT pull-up transistor	0 Pull-up transistor OF		FF	
PU13	control bit	1 Pull-up transistor Ol		N	
DUIA	Port P12/CNTR pull-up transistor	0 Pull-up transistor 0		FF	
PU12	control bit	1 Pull-up transistor O		N	
DUA	Port P11 pull-up transistor	0	Pull-up transistor O	FF	
PU11	control bit	1	Pull-up transistor O	N	
DUIA	Port P10 pull-up transistor		Pull-up transistor O	FF	
PU10	control bit	1	Pull-up transistor O	N	

	Pull-up control register PU2	at reset : 00002		at RAM back-up : state retained	W
PU23	Port D ₃ /K pull-up transistor	0 Pull-up transistor OF		FF	
PU23	control bit	1 Pull-up transistor C		N	
DLIOs	Port D2/C pull-up transistor	0 Pull-up transistor O		FF	
PU22	control bit	1 Pull-up transistor C		N	
DUO	Port P21/AIN1 pull-up transistor	0	Pull-up transistor O	FF	
PU21	control bit	1 Pull-up transistor ON			
DLIOs	Port P20/AIN0 pull-up transistor	0 Pull-up transistor O		FF	
PU20	control bit	1	Pull-up transistor O	N	

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W	
l13	INT pin input control bit (Note 2)	0	INT pin input disab	INT pin input disabled		
113	in in put control bit (Note 2)	1	INT pin input enab	led		
		0	Falling waveform ("L" level of INT pin is recognized wi	th the SNZI0	
110	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)		instruction)/"L" level			
112		return level selection bit (Note 2)	1	Rising waveform ("H" level of INT pin is recognized with the SNZI0		
		'	instruction)/"H" level			
I 11	INT pin edge detection circuit control bit	0	One-sided edge detected			
111	in pin eage detection circuit control bit		Both edges detected			
l10	INT pin	0	Disabled			
110	timer 1 control enable bit	1	Enabled			

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- On-chip oscillator (internal oscillator)
- · Ceramic resonator
- · RC oscillation circuit
- Multi-plexer (clock selection circuit)
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 40 shows the structure of the clock control circuit.

The 4507 Group operates by the on-chip oscillator clock (f(RING)) which is the internal oscillator after system is released from reset.

Also, the ceramic resonator or the RC oscillation can be used for the source oscillation (f(XIN)) of the 4507 Group. The CMCK instruction or CRCK instruction is executed to select the ceramic resonator or RC oscillator, respectively.




Fig. 40 Clock control circuit structure

(1) Selection of source oscillation (f(XIN))

The ceramic resonator or RC oscillation can be used for the source oscillation of the MCU.

After system is released from reset, the MCU starts operation by the clock output from the on-chip oscillator which is the internal oscillator.

When the ceramic resonator is used, execute the CMCK instruction. When the RC oscillation is used, execute the CRCK instruction. The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instructions is valid. Other oscillation circuit and the on-chip oscillator stop.

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended). Also, when the CMCK or the CRCK instruction is not executed in program, the MCU operates by the on-chip oscillator.

(2) On-chip oscillator operation

When the MCU operates by the on-chip oscillator as the source oscillation (f(XIN)) without using the ceramic resonator or the RC oscillator, connect XIN pin to Vss and leave XOUT pin open (Figure 42).

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(3) Ceramic resonator

When the ceramic resonator is used as the source oscillation (f(XIN)), connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. Then, execute the CMCK instruction. A feedback resistor is built in between pins XIN and XOUT (Figure 43).

(4) RC oscillation

When the RC oscillation is used as the source oscillation (f(XIN)), connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open. Then, execute the CRCK instruction (Figure 44).

The frequency is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.




Fig. 41 Switch to ceramic resonance/RC oscillation




Fig. 42 Handling of XIN and XOUT when operating on-chip oscillator




Fig. 43 Ceramic resonator external circuit




Fig. 44 External RC oscillation circuit

(5) External clock

When the external signal clock is used as the source oscillation (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open. Then, execute the CMCK instruction (Figure 45).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the RAM back-up mode (POF2 instruction) cannot be used when using the external clock.

(6) Clock control register MR

Register MR controls system clock. Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.




Fig. 45 External clock input circuit

Table 19 Clock control register MR

Clock control register MR			at reset : 11002		at RAM back-up : 11002	R/W
		MRз	MR2		System clock	
MRз	System clock selection bits		0	f(XIN) (high-speed mode)		
			1	f(XIN)/2 (middle-speed mode)		
MR2	MR2	1	0	f(XIN)/4 (low-speed	mode)	
		1	1	f(XIN)/8 (default mo	de)	
MR1	Netword	(
IVIK1	Not used	,	This bit has no fund		ction, but read/write is enabled.	
MPo	MR0 Not used		0			
IVIRU	Not used	,	1	This bit has no function, but read/write is enabled.		

Note: "R" represents read enabled, and "W" represents write enabled.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (1) Mask ROM Order Confirmation Form 1
- (2) Data to be written into mask ROMEPROM (three sets containing the identical data)
- (3) Mark Specification Form 1

*For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).



LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μ F) between pins VDD and Vss at the shortest distance,
- equalize its wiring in width and length, and
- · use relatively thick wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k Ω (connect this resistor to CNVss/ VPP pin as close as possible).

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

3 Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

⑤ Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

6 Timer count source

Stop timer 1 or 2 counting to change its count source.

Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

® Writing to the timer

Stop timer 1 or 2 counting and then execute the T1AB or T2AB instruction to write its data.

Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

© Timer 1 and timer 2 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) after timer 1 and timer 2 operations start (1).

Time to first underflow (3) is shorter (for up to 1 period of the count source) than time among next underflow (4) by the timing to start the timer and count source operations after count starts. When selecting CNTR input as the count source of timer 2, timer 2 operates synchronizing with the falling edge of CNTR input.




Fig. 46 Timer count start timing and count time when operation starts (T1, T2)

¹Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The watchdog timer function is valid after system is returned from the RAM back-up. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously every system is returned from the RAM back-up, and stop the watchdog timer function.

12 Multifunction

- The input/output of D2, D3, P12 and P13 can be used even when C, K, CNTR (input) and INT are selected.
- The input of P12 can be used even when CNTR (output) is selected.
- The input/output of P20, P21, P30 and P31 can be used even when AIN0, AIN1, AIN2 and AIN3 are selected.

[®] Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

⁽¹⁾POF2 instruction

When the POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF2 instruction continuously.



®P13/INT pin

Note [1] on bit 3 of register I1

When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 47⁽¹⁾) and then, change the bit 3 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 47²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 47³).

```
; (XXX02)
ΙΑ
TV1A
            ; The SNZ0 instruction is valid ..... \ensuremath{ \mathbb{ @} }
LA
            ; (1XXX2)
TI1A
            ; Control of INT pin input is changed
NOP
            ...... ②
SNZ0
            ; The SNZ0 instruction is executed
            (EXF0 flag cleared)
NOP
            X: these bits are not used here.
```

Fig. 47 External 0 interrupt program example-1

Note [2] on bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the RAM back-up mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the key-on wakeup function of port P13 is not used (register K13 = "0"), clear bits 2 and 3 of register I1 before system enters to the RAM back-up mode. (refer to Figure 48①).

```
LA 0 ; (00XX2)
TI1A ; Input of INT disabled .......

DI
EPOF
POF2 ; RAM back-up

X: these bits are not used here.
```

Fig. 48 External 0 interrupt program example-2

Note [3] on bit 2 of register I1

When the interrupt valid waveform of the P13/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

Depending on the input state of the P13/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to Figure 49^①) and then, change the bit 2 of register I1.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to Figure 49²).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to Figure 49³).




Fig. 49 A/D conversion interrupt program example

® Notes for the use of A/D conversion 1

Note the following when using the analog input pins also for ports P2 and P3 functions:

· Selection of analog input pins

Even when P20/AIN0, P21/AIN1, P30/AIN2, P31/AIN3 are set to pins for analog input, they continue to function as ports P2 and P3 input/output. Accordingly, when any of them are used as I/O port and others are used as analog input pins, make sure to set the outputs of pins that are set for analog input to "1." Also, the port input function of the pin functions as an analog input is undefined.

TALA instruction

When the TALA instruction is executed, the low-order 2 bits of register AD is transferred to the high-order 2 bits of register A, simultaneously, the low-order 2 bits of register A is "0."

1 Notes for the use of A/D conversion 2

Do not change the operating mode (both A/D conversion mode and comparator mode) of A/D converter with the bit 3 of register Q1 while the A/D converter is operating.

When the operating mode of A/D converter is changed from the comparator mode to A/D conversion mode with the bit 3 of register Q1, note the following:

- Clear the bit 2 of register V2 to "0" (refer to Figure 50[®]) to change the operating mode of the A/D converter from the comparator mode to A/D conversion mode with the bit 3 of register Q1.
- The A/D conversion completion flag (ADF) may be set when the
 operating mode of the A/D converter is changed from the comparator mode to the A/D conversion mode. Accordingly, set a
 value to the bit 3 of register Q1, and execute the SNZAD instruction to clear the ADF flag.




Fig. 50 External 0 interrupt program example-3

® Notes for the use of A/D conversion 3

Each analog input pin is equipped with a capacitor which is used to compare the analog voltage. Accordingly, when the analog voltage is input from the circuit with high-impedance and, charge/discharge noise is generated and the sufficient A/D accuracy may not be obtained. Therefore, reduce the impedance or, connect a capacitor (0.01 μ F to 1 μ F) to analog input pins (Figure 51).

When the overvoltage applied to the A/D conversion circuit may occur, connect an external circuit in order to keep the voltage within the rated range as shown the Figure 52. In addition, test the application products sufficiently.




Fig. 51 Analog input external circuit example-1




Fig. 52 Analog input external circuit example-2

Clock control

Execute the CMCK or the CRCK instruction in the initial setting routine of program (executing it in address 0 in page 0 is recommended).

The oscillation circuit by the CMCK or CRCK instruction can be selected only at once. The oscillation circuit corresponding to the first executed one of these two instruction is valid. Other oscillation circuits and the on-chip oscillator stop.

@On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

⊕ External clock

When the external signal clock is used as the source oscillation (f(Xin)), note that the RAM back-up mode (POF2 instructions) cannot be used.

© Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and One Time PROM version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the One time PROM version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.



CONTROL REGISTERS

	Interrupt control register V1		reset : 00002	at RAM back-up : 00002	R/W	
\/12	V13 Timer 2 interrupt enable bit	0	Interrupt disabled ((SNZT2 instruction is valid)		
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid) (Note 2	2)	
\/10	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)			
V 12		1	Interrupt enabled (SNZT1 instruction is invalid) (Note 2)			
V11	Not used	0	This hit has no fun	ction, but read/write is enabled.		
V 11	Not useu	1	This bit has no function, but read/write is enabled.			
V10	External 0 interrupt anable bit	0	Interrupt disabled (SNZ0 instruction is valid)			
V 10	External 0 interrupt enable bit	1	Interrupt enabled (SNZ0 instruction is invalid) (Note 2)			

	Interrupt control register V2		reset : 00002	at RAM back-up : 00002	R/W		
\/20	V23 Not used		This bit has see 6 as				
V23			I his bit has no fun	This bit has no function, but read/write is enabled.			
1/20	A/D interrupt anable hit	0	Interrupt disabled	Interrupt disabled (SNZAD instruction is valid)			
V22	A/D interrupt enable bit	1	Interrupt enabled (SNZAD instruction is invalid) (Note 2)				
V0.	Not used	0	This bit has no function, but read/write is enabled.				
V21	Not used	1	This bit has no function, but read/write is chabled.				
\/O ₀	V20 Not used		This hit has no fun	ction, but read/write is enabled			
V20 Not us	INOLUSEU	1	This bit has no function, but read/write is enabled.				

Interrupt control register I1		at reset : 00002		at RAM back-up : state retained	R/W
l13	Ido INIT min inmut agentual bit (Nata 2)		INT pin input disab	bled	
113	INT pin input control bit (Note 3)	1	INT pin input enab	led	
	Interrupt valid waveform for INT pin/	0	Falling waveform ("L" level of INT pin is recognized wi	th the SNZI0
112		0	instruction)/"L" level		
112	return level selection bit (Note 3)	1	Rising waveform ("H" level of INT pin is recognized wi	th the SNZI0
		'	instruction)/"H" lev	el	
l1 ₁	INT pin edge detection circuit control bit	0	One-sided edge detected		
111	in pin eage detection circuit control bit	1	Both edges detected		
110	INT pin	0	Disabled		
110	timer 1 control enable bit	1	Enabled		

Clock control register MR		at reset : 11002		reset : 11002	at RAM back-up : 11002 R/W	٧
		MRз	MR2	'	System clock	
MR3		0	0	f(XIN) (high-speed n	node)	
	System clock selection bits	0	1	f(XIN)/2 (middle-speed mode)		
MR ₂		1	0	f(XIN)/4 (low-speed	mode)	
		1	1	f(XIN)/8 (default mod	de)	
MR1	Not your	()			
IVITAT	Not used	1		This bit has no function, but read/write is enabled.		
MR ₀	Not used	0				
IVIKU	Not used	1		This bit has no function, but read/write is enabled.		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} These instructions are equivalent to the NOP instruction.

^{3:} When the contents of 112 and 113 are changed, the external interrupt request flag EXF0 may be set. Accordingly, clear EXF0 flag with the SNZ0 instruction when the bit 0 (V10) of register V1 to "0". In this time, set the NOP instruction after the SNZ0 instruction, for the case when a skip is performed with the SNZ0 instruction.

Timer control register W1		at reset : 00002		at RAM back-up : 00002	R/W	
\\\/12	W13 Prescaler control bit	0	Stop (state initialize	ed)		
VVIS		1	Operating			
W12	W12 Prescaler dividing ratio selection bit	0	Instruction clock divided by 4			
VV 12	Frescaler dividing fallo selection bit	1	Instruction clock di	Instruction clock divided by 16		
W11	Timer 1 control bit	0	Stop (state retained	d)		
VVII	Timer i control bit	1	Operating			
W/10	W10 Timer 1 count start synchronous circuit control bit	0	Count start synchro	onous circuit not selected		
VV 10		1	Count start synchronous circuit selected			

Timer control register W2			at reset : 00002		at RAM back-up : state retained	R/W
W23	Timer 2 control bit	()	Stop (state retained	d)	
VV23	Timer 2 control bit	1	1	Operating		
W22	Timer 1 count auto-stop circuit selection	()	Count auto-stop cir	rcuit not selected	
****	bit (Note 2)	1	1	Count auto-stop circuit selected		
1440		W21	W20		Count source	
W21		0	0	Timer 1 underflow	signal	
	Timer 2 count source selection bits	0	1	Prescaler output (C	DRCLK)	
W20			0	CNTR input		
			1	System clock		

Timer control register W6		at	reset : 00002	at RAM back-up : state retained	R/W	
W63	W63 Not used		This bit has no function, but read/write is enabled.			
1100	1101 4504	1	THIS SIC HAS HO TAIN	otion, but read, write is enabled.		
W62	W62 Not used	0	This hit has no function but read/write is enabled			
VV02		1	This bit has no lun	This bit has no function, but read/write is enabled.		
W61	CNTR output selection bit	0	Timer 1 underflow	Timer 1 underflow signal divided by 2 output		
VVOI	CNTR output selection bit	1	Timer 2 underflow signal divided by 2 output			
W60	MCC D4-/ONTD 6	0	P12(I/O)/CNTR inp	ut (Note 3)		
VV00	W60 P12/CNTR function selection bit		P12 (input)/CNTR input/output (Note 3)			

A/D control register Q1			at	reset : 00002	at RAM back-up : state retained	R/W
Q13	A/D operation mode selection bit	()	A/D conversion mod	de	
Q13	A/D operation mode selection bit	1		Comparator mode		
Q12	Not used	1) I	This bit has no function, but read/write is enabled.		
		Q11	Q10		Selected pins	
Q11	Analog input pip colection bits	0	0	AIN0		
	Analog input pin selection bits	0	1	AIN1		
Q10		1	0	AIN2		
<u> </u>		1	1	AIN3		

Notes 1: "R" represents read enabled, and "W" represents write enabled.



^{2:} This function is valid only when the timer 1 count start synchronization circuit is selected.
3: CNTR input is valid only when CNTR input is selected as the timer 2 count source.

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W
K03	Port P03 key-on wakeup	0	Key-on wakeup not	used	
K03	control bit	1	Key-on wakeup use	ed	
K02	Port P02 key-on wakeup	0	Key-on wakeup not	t used	
K02	control bit	1	Key-on wakeup use	ed	
K01	Port P01 key-on wakeup	0	Key-on wakeup not	used	
I KU1	control bit	1	Key-on wakeup used		
K00	Port P0 ₀ key-on wakeup	0	Key-on wakeup not	used	
K00	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K1		reset : 00002	at RAM back-up : state retained	R/W
K13	Port P13/INT key-on wakeup	0	P13 key-on wakeup	not used/INT pin key-on wakeup used	
K 13	control bit	1	P13 key-on wakeup	used/INT pin key-on wakeup not used	
1/40	Port P12/CNTR key-on wakeup	0	Key-on wakeup not	used	
K12	control bit	1	Key-on wakeup use	ed	
1/4	Port P11 key-on wakeup	0	Key-on wakeup not	used	
K11	control bit	1	Key-on wakeup used		
K10	Port P10 key-on wakeup	0	Key-on wakeup not	used	
K10	control bit	1	Key-on wakeup use	ed	

	Key-on wakeup control register K2		reset : 00002	at RAM back-up : state retained	R/W
K23	Port D ₃ /K key-on wakeup	0	Key-on wakeup not	used	
N23	control bit	1	Key-on wakeup use	ed	
K22	Port D2/C key-on wakeup	0	Key-on wakeup not	ot used	
N22	control bit	1	Key-on wakeup use	ed	
K21	Port P21/AIN1 key-on wakeup	0	Key-on wakeup not	used	
NZ1	control bit	1	Key-on wakeup used		
K20	Port P20/AIN0 key-on wakeup	0	Key-on wakeup not	used	
K20	control bit	1	Key-on wakeup use	ed	

Note: "R" represents read enabled, and "W" represents write enabled.

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	W
DUIDo	Port P03 pull-up transistor	0	Pull-up transistor O	FF	
PU03	control bit	1	Pull-up transistor O	N	
DUIDo	Port P02 pull-up transistor	0 Pull-up transistor OF		FF	
PU02	control bit	1	Pull-up transistor O	N	
DUIG	Port P01 pull-up transistor	0	Pull-up transistor O	FF	
PU01	control bit	1 Pull-up transistor ON		N	
PU00	Port P00 pull-up transistor	0 Pull-up transistor O		FF	
PU00	control bit	1	Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at RAM back-up : state retained	W	
PU13	Port P13/INT pull-up transistor	0 Pull-up transistor OFF				
PU13	control bit	1 Pull-up transistor ON				
DUIA	Port P12/CNTR pull-up transistor	0 Pull-up transistor OFF				
PU12	control bit	1 Pull-up transistor ON				
PU11	Port P11 pull-up transistor	0	0 Pull-up transistor OFF			
PUII	control bit	1	1 Pull-up transistor ON			
PU10	Port P10 pull-up transistor	0	0 Pull-up transistor OFF			
PU10	control bit	1 Pull-up transistor ON				

Pull-up control register PU2		at reset : 00002		at RAM back-up : state retained W		
PU23	Port D3/K pull-up transistor	0	Pull-up transistor O	FF		
PU23	control bit	1 Pull-up transistor ON				
DUIDO	Port D2/C pull-up transistor	0 Pull-up transistor OFF				
PU22	control bit	1	Pull-up transistor O	N		
DI IO	Port P21/AIN1 pull-up transistor	0	Pull-up transistor O	FF		
PU21	control bit	1	1 Pull-up transistor ON			
DUIDO	Port P20/AIN0 pull-up transistor	0 Pull-up transistor OFF				
PU20	control bit	1 Pull-up transistor ON				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

INSTRUCTIONS

The 4507 Group has the 112 instructions. Each instruction is described as follows;

- (1) Index list of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
Α	Register A (4 bits)	WDF1	Watchdog timer flag
В	Register B (4 bits)	WEF	Watchdog timer enable flag
DR	Register D (3 bits)	INTE	Interrupt enable flag
E	Register E (8 bits)	EXF0	External 0 interrupt request flag
Q1	A/D control register Q1 (4 bits)	Р	Power down flag
V1	Interrupt control register V1 (4 bits)	ADF	A/D conversion completion flag
V2	Interrupt control register V2 (4 bits)		
11	Interrupt control register I1 (4 bits)	D	Port D (6 bits)
W1	Timer control register W1 (4 bits)	P0	Port P0 (4 bits)
W2	Timer control register W2 (4 bits)	P1	Port P1 (4 bits)
W6	Timer control register W6 (4 bits)	P2	Port P2 (2 bits)
MR	Clock control register MR (4 bits)	P3	Port P3 (2 bits)
K0	Key-on wakeup control register K0 (4 bits)	С	Port C (1 bit)
K1	Key-on wakeup control register K1 (4 bits)	κ	Port K (1 bit)
K2	Key-on wakeup control register K2 (4 bits)		
PU0	Pull-up control register PU0 (4 bits)	x	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	у	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	z	Hexadecimal variable
Х	Register X (4 bits)	р	Hexadecimal variable
Υ	Register Y (4 bits)	n	Hexadecimal constant
z	Register Z (2 bits)	i	Hexadecimal constant
DP	Data pointer (10 bits)	j	Hexadecimal constant
	(It consists of registers X, Y, and Z)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (14 bits)		(same for others)
РСн	High-order 7 bits of program counter		
PCL	Low-order 7 bits of program counter	←	Direction of data movement
SK	Stack register (14 bits X 8)	\leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (3 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	-	Negate, Flag unchanged after executing instruction
R2	Timer 2 reload register	M(DP)	RAM address pointed by the data pointer
T1	Timer 1	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T1F	Timer 1 interrupt request flag		in page p5 p4 p3 p2 p1 p0
T2F	Timer 2 interrupt request flag	С	Hex. C + Hex. number x (also same for others)
		+	
		x	

Note: Some instructions of the 4507 Group has the skip function to unexecute the next described instruction. The 4507 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TAB	(A) ← (B)	75, 88		XAMI j	$(A) \leftarrow \rightarrow (M(DP))$	87, 88
						$(X) \leftarrow (X)EXOR(j)$	
	TBA	(B) ← (A)	82, 88	gus		j = 0 to 15	
				RAM to register transfer		(Y) ← (Y) + 1	
	TAY	$(A) \leftarrow (Y)$	81, 88	gist			
				- E	TMA j	$(M(DP)) \leftarrow (A)$	83, 88
	TYA	$(Y) \leftarrow (A)$	86, 88	×		$(X) \leftarrow (X)EXOR(j)$	
				RA		j = 0 to 15	
_	TEAB	(E7–E4) ← (B)	82, 88				
Register to register transfer		$(E3-E0) \leftarrow (A)$			LA n	(A) ← n	66, 90
ran	T. D.E.	(D) (E- E-)	70.00			n = 0 to 15	
ert	TABE	$(B) \leftarrow (E7 - E4)$	76, 88				
gist		(A) ← (E3–E0)			TABP p	(SP) ← (SP) + 1	77, 90
o re	TDA	(DDo DDo) ((Ao Ao)	02.00			(SK(SP)) ← (PC)	
er t	IDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	82, 88			(PCH) ← p (Note)	
gist	TAD	(Ao Ao) ((DBo DBo)	77 00			$(PCL) \leftarrow (DR2-DR0, A3-A0)$	
Re.	TAD	$(A2-A0) \leftarrow (DR2-DR0)$ $(A3) \leftarrow 0$	77, 88			$(B) \leftarrow (ROM(PC))7-4$	
		(A3) ← 0				$(A) \leftarrow (ROM(PC))3-0$	
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$	81, 88			$(PC) \leftarrow (SK(SP))$	
	IAZ	$(A_1, A_0) \leftarrow (2_1, 2_0)$ $(A_3, A_2) \leftarrow 0$	01,00			(SP) ← (SP) − 1	
		$(A3, A2) \leftarrow 0$				(4) (4) (44(55))	00.00
	TAX	$(A) \leftarrow (X)$	81, 88		AM	$(A) \leftarrow (A) + (M(DP))$	60, 90
	IAA	$(A) \leftarrow (X)$	01,00		AMC	(A) ((A) ((M(DD)) ((C))	60.00
	TASP	$(A2-A0) \leftarrow (SP2-SP0)$	79, 88		AIVIC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	60, 90
	IAOI	$(A3) \leftarrow 0$	75,00			(CY) ← Carry	
		(7.6)		on	A n	$(A) \leftarrow (A) + n$	60, 90
	LXY x, y	$(X) \leftarrow x \ x = 0 \text{ to } 15$	66, 88	Arithmetic operation		n = 0 to 15	00, 50
		$(Y) \leftarrow y \ y = 0 \text{ to } 15$	33, 33	edo		11 - 0 10 10	
es		, , , , , , , , , , , , , , , , , , , ,		ig:	AND	$(A) \leftarrow (A) \text{ AND } (M(DP))$	61, 90
ess	LZ z	$(Z) \leftarrow z z = 0 \text{ to } 3$	67, 88) H	, 12	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	01,00
RAM addresses			, , , ,	Arit	OR	$(A) \leftarrow (A) OR (M(DP))$	68, 90
≥	INY	$(Y) \leftarrow (Y) + 1$	66, 88			(i) (ii) Git (iii(Bi))	00,00
RA			,		sc	(CY) ← 1	71, 90
	DEY	$(Y) \leftarrow (Y) - 1$	63, 88				'', ''
					RC	(CY) ← 0	69, 90
	ТАМ ј	$(A) \leftarrow (M(DP))$	79, 88				55,55
		$(X) \leftarrow (X)EXOR(j)$			SZC	(CY) = 0 ?	74, 90
_		j = 0 to 15					,
ısfe					СМА	$(A) \leftarrow (\overline{A})$	63, 90
RAM to register transfer	XAM j	$(A) \leftarrow \rightarrow (M(DP))$	87, 88				
ter		$(X) \leftarrow (X)EXOR(j)$			RAR	\rightarrow CY \rightarrow A3A2A1A0 \rightarrow	69, 90
egis		j = 0 to 15					
5							
Σ	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$	87, 88				
δ		$(X) \leftarrow (X)EXOR(j)$					
		j = 0 to 15					
		$(Y) \leftarrow (Y) - 1$					

Note: p is 0 to 15 for M34507M2, p is 0 to 31 for M34507M4/E4. **INDEX LIST OF INSTRUCTION FUNCTION (continued)**

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	SB j	$(Mj(DP)) \leftarrow 1$ i = 0 to 3	71, 90		DI	(INTE) ← 0	64, 94
ation	RB j	$(Mj(DP)) \leftarrow 0$	69, 90		EI	(INTE) ← 1	64, 94
Bit operation	SZB j	j = 0 to 3 (Mj(DP)) = 0 ?	74, 90		SNZ0	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP	72, 94
	,	j = 0 to 3	, 11		SNZI0	I12 = 1 : (INT) = "H" ?	73, 94
ison ion	SEAM	(A) = (M(DP)) ?	72, 90	eratior		l12 = 0 : (INT) = "L" ?	
Comparison operation	SEA n	(A) = n ? n = 0 to 15	72, 90	Interrupt operation	TAV1	(A) ← (V1)	80, 94
	Ва	(PCL) ← a6–a0	61, 92	Inte	TV1A	(V1) ← (A)	85, 94
ration	BL p, a	(PCH) ← p (Note)	61, 92		TAV2	(A) ← (V2)	80, 94
Branch operation		(PCL) ← a6–a0			TV2A	(V2) ← (A)	85, 94
Branc	BLA p	$(PCH) \leftarrow p \text{ (Note)}$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$	61, 92		TAI1	(A) ← (I1)	77, 94
	ВМа	(SP) ← (SP) + 1	62, 92		TI1A	$(I1) \leftarrow (A)$	82, 94
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$			TAW1	(A) ← (W1)	80, 94
uo		(PCL) ← a6–a0			TW1A	(W1) ← (A)	86, 94
Subroutine operation	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	62, 92		TAW2	(A) ← (W2)	80, 94
outine		$(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow a6-a0$			TW2A	(W2) ← (A)	86, 94
Subr	BMLA p	(SP) ← (SP) + 1	62, 92		TAW6	(A) ← (W6)	81, 94
		$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$		_	TW6A	(W6) ← (A)	86, 94
		$(PCL) \leftarrow (DR2-DR0, A3-A0)$		Timer operation	TAB1	$(B) \leftarrow (T17-T14)$ $(A) \leftarrow (T13-T10)$	76, 94
	RTI	$ (PC) \leftarrow (SK(SP)) $ $ (SP) \leftarrow (SP) - 1 $	70, 92	Timer	T1AB	(R17–R14) ← (B)	75, 94
Ē	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	70, 92			$(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$	
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	71, 92		TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	76, 94
Retur					T2AB	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$	75, 94
		84507M2				(T23−T20) ← (A)	

Note: p is 0 to 15 for M34507M2, p is 0 to 31 for M34507M4/E4.

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page
	TR1AB	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$	85, 94		IAK	(A ₀) ← (K) (A ₃ –A ₁) ← 0	65, 96
Timer operation	SNZT1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) ← 0	74, 94		ОКА	(K) ← (A0)	67, 96
		TK0A	(K0) ← (A)	83, 96			
ΤÏ	SNZT2	V13 = 0: (T2F) = 1 ? After skipping, (T2F) ← 0	74, 94	noi	TAK0	(A) ← (K0)	78, 96
		V13 = 1: SNZT2 = NOP		nput/Output operation	TK1A	(K1) ← (A)	83, 96
	IAP0	(A) ← (P0)	65, 96	Output	TAK1	(A) ← (K1)	78, 96
	ОР0А	(P0) ← (A)	67, 96	lnput/C	TK2A	(K2) ← (A)	83, 96
	IAP1	(A) ← (P1)	65, 96		TAK2	(A) ← (K2)	78, 96
	OP1A	(P1) ← (A)	68, 96		TPU0A	(PU0) ← (A)	84, 96
	IAP2	$(A1, A0) \leftarrow (P21, P20)$ $(A3, A2) \leftarrow 0$	65, 96		TPU1A	(PU1) ← (A)	84, 96
	OP2A	(P21, P20) ← (A1, A0)	68, 96		TPU2A	(PU2) ← (A)	84, 96
	IAP3	$(A_1, A_0) \leftarrow (P_{31}, P_{30})$ $(A_3, A_2) \leftarrow 0$	66, 96		TABAD	In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2)	76, 98
ion	ОРЗА	(P31, P30) ← (A1, A0)	68, 96			In comparator mode (Q13 = 1), (B) \leftarrow (AD7–AD4) (A) \leftarrow (AD3–AD0)	
Input/Output operation	CLD	(D) ← 1	62, 96		TALA	(A3, A2) ← (AD1, AD0)	78, 98
'Output	RD	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 5$	70, 96			(A1, A0) ← 0	
Input/	SD	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 5$	72, 96	oeration	TADAB	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	77, 98
	SZD	(D(Y)) = 0 ?	75, 96	A/D conversion operati	TAQ1	(A) ← (Q1)	79, 98
		(Y) = 0 to 5		conve	TQ1A	(Q1) ← (A)	85, 98
	SCP	(C) ← 1	71, 96	A/D	ADST	(ADF) ← 0 Q13 = 0: A/D conversion starting	60, 98
	RCP	(C) ← 0	70, 96			Q13 = 1: Comparator operation starting	
	SNZCP	(C) = 1 ?	73, 96		SNZAD	V22 = 0: (ADF) = 1 ? After skipping, (ADF) ← 0 V22 = 1: SNZAD = NOP	73, 98

INDEX LIST OF INSTRUCTION FUNCTION (continued)

	<u>(LIST O</u>	F INSTRUCTION FUNCT	ION (cor
Group- ing	Mnemonic	Function	Page
	NOP	(PC) ← (PC) + 1	67, 98
	POF2	RAM back-up	69, 98
	EPOF	POF2 instructions valid	64, 98
	SNZP	(P) = 1 ?	73, 98
	DWDT	Stop of watchdog timer function enabled	64, 98
eration	WRST	(WDF1) = 1 ? After skipping, (WDF1) \leftarrow 0	87, 98
Other operation	СМСК	Ceramic resonance circuit selected	63, 98
	CRCK	RC oscillation circuit selected	63, 98
	TAMR	(A) ← (MR)	79, 98
	TMRA	$(MR) \leftarrow (A)$	84, 98

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)				
Instruction	D9 D0 0 0 1 1 0 n n n n 0 0 6 n 40	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	Overflow = 0
ADST (A/D Instruction code	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$ Conversion STart) D9 D0 1 0 1 0 0 1 1 1 1 1 1 2 2 9 F 16 (ADF) \leftarrow 0 Q13 = 0: A/D conversion starting	Number of words 1 Grouping:	register A, The contents Skips the i overflow as Executes t overflow as Number of cycles 1 A/D conve	value n in and stores s of carry flanext instrust the resul Flag CY	the immediate field to a result in register A. g CY remains unchanged ction when there is not to of operation. Struction when there is to of operation. Skip condition — ation onversion completion
AM (Add o	Q13 = 1: Comparator operation starting (Q13 : bit 3 of A/D control register Q1)		flag ADF, a	ind the A/D mode (Q′ on at the c	O conversion at the A/D 13 = 0) or the compara- comparator mode (Q13
AM (Add a	ccumulator and Memory) D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 0 1 0 1 0 ₂ 0 0 A ₁₆	words 1	cycles		–
Operation:	$(A) \leftarrow (A) + (M(DP))$	Grouping: Description	Stores the	contents o	of M(DP) to register A. egister A. The contents ains unchanged.
AMC (Add	accumulator, Memory and Carry)				
Instruction code	D9 D0 0 0 0 0 1 0 1 1 0 0 0 B	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	0/1	-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	Grouping: Description		contents of	f M(DP) and carry flag res the result in regis- Y.

AND (logic	al AND between accumulator and memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 2 0 1 8	words	cycles		
	10	1	1	_	_
Operation:	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping:	Arithmetic	operation	
•		Description	: Takes the	AND opera	ation between the con-
				-	and the contents of e result in register A.
B a (Branc	n to address a)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 1 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 16	words	cycles		
		1	1	_	_
Operation:	(PCL) ← a6 to a0	Grouping:	Branch ope	eration	
		Description	: Branch wit	hin a page	: Branches to address
		Note:	a in the ide Specify the including the	e branch a	ddress within the page
BL p, a (Bi	anch Long to address a in page p) D9 D0 D0 D0 D0 D0 D0 D0 D0 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1 1 1 1 94 93 92 91 90 2 0 + 9 9 16	2	2	_	_
	1 0 0 a6 a5 a4 a3 a2 a1 a0 ₂ 2 a a ₁₆				
Operations		Grouping: Description	Branch op		: Branches to address
Operation:	(PCH) ← p (PCL) ← a6 to a0	Description	a in page p		. Dianones to address
		Note:		5 for M345	07M2, and p is 0 to 31
BLA p (Bra	anch Long to address (D) + (A) in page p)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 0 1	2	2	_	_
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p p 16				
Operation:	(PCH) ← p (PCL) ← (DR2–DR0, A3–A0)		(DR2 DR1 registers D	t of a page DRo A3 A and A in p	• .
		Note:	p is 0 to 15 for M34507		07M2, and p is 0 to 31



BM a (Bran	nch and Mark to address a in page 2)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 1 0 a6 a5 a4 a3 a2 a1 a0 ₂ 1 a a ₁₆	words 1	cycles 1	_	_
			·		
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Subroutine	•	
	$(SK(SP)) \leftarrow (PC)$	Description	: Call the s	ubroutine	in page 2 : Calls th
	(PCH) ← 2		subroutine	at addres	s a in page 2.
	(PCL) ← a6-a0	Note:	Subroutine	e extendir	ng from page 2 to ar
			other page	e can also	be called with the BI
			instruction	when it st	arts on page 2.
			Be careful	not to ove	r the stack because th
			maximum I	evel of sub	routine nesting is 8.
BML p, a (Branch and Mark Long to address a in page p)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 C p	words	cycles	-	·
	0 0 1 1 0 p4 p3 p2 p1 p0 2 0 +p p 16	2	2	_	_
	1 0 0 a6 a5 a4 a3 a2 a1 a0 2 2 a a				
	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Grouping:	Subroutine	call opera	ation
Operation:	(SP) ← (SP) + 1	Description	: Call the su	broutine :	Calls the subroutine a
- por uno	$(SK(SP)) \leftarrow (PC)$		address a	in page p.	
	$(PCH) \leftarrow p$	Note:			07M2, and p is 0 to 3
	(PCL) ← a6–a0		for M3450		
	(. 52) (35 35		Be careful	not to ove	r the stack because th
					routine nesting is 8.
PMI A n /E	Branch and Mark Long to address (D) + (A) in page	2)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 1 0 0 0 0 0 0 3 0	words	cycles		,
	0 0 0 0 1 1 0 0 0 0 2 0 3 0 16	2	2	_	_
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p	_	_		
	1 0 0 p4 0 0 p3 p2 p1 p0 2 2 p p p 16	Grouping:	Subroutine	e call opera	ation
Operation:	(SP) ← (SP) + 1	Description	: Call the su	broutine :	Calls the subroutine a
•	$(SK(SP)) \leftarrow (PC)$		address (D	R2 DR1 D	Ro A3 A2 A1 A0)2 speci
	(PCH) ← p		fied by reg	isters D ar	nd A in page p.
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$	Note:			07M2, and p is 0 to 3
	(* •=, * (= := = :::)		for M3450	7M4/E4.	,
					r the stack because the
			maximum I	evel of sub	routine nesting is 8.
CLD (CLea	ur port D)	1			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles		
0000	0 0 0 0 0 1 0 0 1 1 1 1 1 1 16	1	1	_	_
	(D)				
Operation:	(D) ← 1	Grouping:	Input/Outp		on
		Description	: Sets (1) to	port D.	

CMA (CoM	Iplement of Accumulator)	•	•		
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 1 1 0 0 0 0 1 C	words	cycles	J	'
	0 0 0 0 1 1 1 0 0 2 0 1 0 16	1	1	_	-
Operation:	$(A) \leftarrow \overline{(A)}$	Grouping:	Arithmetic	operation	
				•	mplement for register
			A's conten	ts in regist	er A.
CMCK (Cld	ock select: ceraMic resonance ClocK)				
Instruction	D9 D0 1 0 0 1 1 0 1 0 2 9 A 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	Ceramic resonance circuit selected	Grouping:	Other oper	ation	
		Description	: Selects the stops the c		resonance circuit and iillator.
CRCK (Clo	Dock select: Rc oscillation ClocK) D9	Number of words	Number of cycles	Flag CY	Skip condition
Operation	DC assillation circuit calcated	One combine ma	Oth		
Operation:	RC oscillation circuit selected	Grouping:	Other oper		ation circuit and stops
		Description	the on-chip		·
DEY (DEcr	rement register Y)				
Instruction code	D9 D0 0 0 0 1 0 1 1 1 2 0 1 7	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	(Y) = 15
Operation:	$(Y) \leftarrow (Y) - 1$	Grouping: Description	As a resultents of regist skipped.	1 from the It of subtra gister Y is When the	contents of register Y. action, when the con- 15, the next instruction contents of register Y struction is executed.



DI (Disable	Interrupt)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 1 0 0 1 0 0 2	1	1	-	-
Operation:	(INTE) ← 0	Grouping: Description Note:	disables the Interrupt is	to interrupt ne interrupt s disabled	enable flag INTE, and
DWDT (Dis	sable WatchDog Timer)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	Stop of watchdog timer function enabled	Grouping:	Other oper	ration	
		Description		struction	timer function by the after executing the
EI (Enable	Interrupt)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	_
Operation:	(INTE) ← 1	Grouping: Description Note:	enables th Interrupt is	interrupt e interrupt s enabled l	enable flag INTE, and
EPOF (Ena	able POF instruction)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 1 1 ₂ 0 5 _B	1	1	_	-
Operation:	POF2 instruction valid	Grouping: Description		immedia	te after POF or POF2 xecuting the EPOF in-

IAK (Input	Accumulator from port K)				
Instruction code	D9 D0 1 1 0 1 1 1 1 2 2 6 F 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(A0) ← (K)	Grouping:	Input/Outp	•	
	(A3–A1) ← 0	Description Note:	(A ₀) of reg After this	ister A. instructio	ts of port K to the bit (in is executed, "0" is rder 3 bits (A3-A1) o
IAP0 (Inpu	t Accumulator from port P0)				
Instruction code	D9 D0 1 1 0 0 0 0 0 0 2 6 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	(A) ← (P0)	Grouping:	Input/Outp	ut operatio	n
IAP1 (Innu	t Accumulator from port P1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 0 1 2 2 6 1 16	words	cycles 1	-	
Operation:	(A) ← (P1)	Grouping:	 Input/Outp	ut operatio	an
		Description	i: Transfers t	the input of	f port P1 to register A.
IAP2 (Inpu	t Accumulator from port P2)				
Instruction code	D9 D0 1 1 0 0 0 1 0 2 6 2 16	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	_
Operation:	(A1, A0) ← (P21, P20)	Grouping:	Input/Outp	ut operation	on
	(A ₃ , A ₂) ← 0	Description Note:	der 2 bits (After this	(A1, A0) of instructio	f port P2 to the low-or register A. n is executed, "0" is rder 2 bits (A3, A2) o

	t Accumulator from port P3)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 0 0 0 1 1 2 2 6 3 16	words	cycles		·
	1 0 0 1 1 0 0 0 1 1 2 2 6 3 16	1	1	_	-
Operation:	(A1, A0) ← (P31, P30)	Grouping:	Input/Outp	ut operation	n
•	$(A3, A2) \leftarrow 0$	Description		<u> </u>	f port P3 to the low-or-
			der 2 bits (
		Note:			s executed, sets "0" to (A3, A2) of register A.
INY (INcre	ment register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 1 1 2 0 1 3	words	cycles		·
		1	1	_	(Y) = 0
Operation:	$(Y) \leftarrow (Y) + 1$	Grouping:	RAM addre	esses	
		Description	sult of ac register Y skipped. W	ddition, w ' is 0, the hen the c	s of register Y. As a re- hen the contents of e next instruction is ontents of register Y is ction is executed.
	In in Accumulator)			El 0)/	01: 1::
Instruction code	D9 D0 0 0 1 1 1 1 n n n n 0 7 n	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	Continuous description
Operation:	(A) ← n	Grouping:	Arithmetic	operation	·
Operation:	(A) ← n n = 0 to 15			_	the immediate field to
Operation:				_	the immediate field to
Operation:			: Loads the register A.	value n in	
Operation:			: Loads the register A. When the	value n in	
Operation:			: Loads the register A. When the coded and struction	value n in LA instruct d executed is exec	tions are continuously I, only the first LA in- uted and other LA
Operation:			: Loads the register A. When the coded and struction instructio	value n in LA instruct d executed is exec	tions are continuously I, only the first LA in-
Operation:			: Loads the register A. When the coded and struction	value n in LA instruct d executed is exec	tions are continuously I, only the first LA in- uted and other LA
			: Loads the register A. When the coded and struction instructio	value n in LA instruct d executed is exec	tions are continuously I, only the first LA in- uted and other LA
LXY x, y (L Instruction	oad register X and Y with x and y)		: Loads the register A. When the coded and struction instruction skipped.	value n in LA instruct d executed is exec	tions are continuously I, only the first LA in- uted and other LA
LXY x, y (L	n = 0 to 15 Load register X and Y with x and y)	Description Number of	: Loads the register A. When the coded and struction instruction skipped.	value n in LA instruct d executed is executed ins code	tions are continuously d, only the first LA in- uted and other LA d continuously are
LXY x, y (L Instruction	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 x3 x2 x1 y0 3 x x x	Number of words	: Loads the register A. When the coded and struction instruction skipped.	value n in LA instruct d executed is executed executed executed for the code Flag CY	tions are continuously d, only the first LA in- uted and other LA d continuously are Skip condition Continuous
LXY x, y (L Instruction code	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16	Number of words 1 Grouping:	: Loads the register A. When the coded and struction instruction skipped. Number of cycles 1 RAM addresses	value n in LA instruct d executed is executed e	tions are continuously d, only the first LA in- uted and other LA d continuously are Skip condition Continuous
LXY x, y (L Instruction code	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16 $(X) \leftarrow x \ x = 0 \text{ to } 15$	Number of words 1 Grouping:	E Loads the register A. When the coded and struction instruction skipped. Number of cycles 1 RAM address: Loads the	value n in LA instruct d executed is executed e	tions are continuously d, only the first LA inuted and other LA d continuously are Skip condition Continuous description
LXY x, y (L Instruction code	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16 $(X) \leftarrow x \ x = 0 \text{ to } 15$	Number of words 1 Grouping:	E Loads the register A. When the coded and struction instruction skipped. Number of cycles 1 RAM address: Loads the register X,	Value n in LA instruct d executed is executed e	tions are continuously d, only the first LA inuted and other LA d continuously are Skip condition Continuous description the immediate field to alue y in the immediate
LXY x, y (L Instruction code	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16 $(X) \leftarrow x \ x = 0 \text{ to } 15$	Number of words 1 Grouping:	Number of cycles RAM addres Loads the register A. When the coded and struction instruction skipped.	Flag CY Sesses value x in and the vagister Y. Woontinuousl	tions are continuously d, only the first LA inuted and other LA d continuously are Skip condition Continuous description the immediate field to alue y in the immediate //hen the LXY instructy coded and executed,
LXY x, y (L Instruction code	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16 $(X) \leftarrow x \ x = 0 \text{ to } 15$	Number of words 1 Grouping:	Number of cycles RAM address Loads the register X, field to register X, only the fi	Flag CY Pesses value x in and the vagister Y. Wontinuouslirst LXY in	tions are continuously d, only the first LA inuted and other LA d continuously are Skip condition Continuous description the immediate field to alue y in the immediate //hen the LXY instructy coded and executed, istruction is executed
LXY x, y (L Instruction code	n = 0 to 15 Load register X and Y with x and y) D9 D0 1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16 $(X) \leftarrow x \ x = 0 \text{ to } 15$	Number of words 1 Grouping:	Number of cycles RAM address Loads the register X, field to register X, only the fi	Flag CY Pesses value x in and the value x in and the value x in and the x in and	tions are continuously d, only the first LA inuted and other LA d continuously are Skip condition Continuous description the immediate field to alue y in the immediate //hen the LXY instructy coded and executed,

	E INSTRUCTIONS (INDEX BY ALPHABET)	Continu			
	register Z with z)	I		I 	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 0 0 1 0 21 20 2 0 4 +Z 16	1	1	_	-
Operation:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping:	RAM addre	esses	
		Description	: Loads the	value z in	the immediate field to
			register Z.		
NOP (No C	Peration)				
Instruction	D9 D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1	1	-	-
Operation:	(PC) ← (PC) + 1	Grouping:	Other oper	ation	
		Description	: No operat	ion; Adds	1 to program counter
OKA (Outr	out port K from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 0 1 1 1 1 1 ₂ 2 1 F ₁₆	words	cycles	-	Skip Condition
		1	1		
Operation:	$(K) \leftarrow (Ao)$	Grouping: Description	Input/Outp		of bit 0 (A ₀) of register
		Description	A to port K		of bit o (Au) of register
OP0A (Out	tput port P0 from Accumulator)				
Instruction	D9 D0 1 0 0 0 0 0 0 2 2 0 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	(P0) ← (A)	Grouping: Description	Input/Outp : Outputs th P0.		on s of register A to port

OP1A (Ou	put port P1 from Accumulator)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 0 0 1 0 0 0 1 1 2 2 2 1 1 16	1	1	_	-	
Operation:	(P1) ← (A)	Grouping:	Input/Outp	ut operatio	n	
		Description	P1.	ne content	s of register A to por	
OP2A (Out	eput port P2 from Accumulator)					
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	-	
Operation:	(P21, P20) ← (A1, A0)	Grouping: Input/Output operation				
		Description	: Outputs th (A1, A0) of		of the low-order 2 bits to port P2.	
OP3A (Ou	put port P3 from Accumulator)					
Instruction code	D9 D0 1 0 0 1 1 2 2 2 3 16	Number of words	Number of cycles	Flag CY	Skip condition	
		1	1	_	_	
Operation:	$(P31, P30) \leftarrow (A1, A0)$	Grouping:	Input/Outp			
		Description	(A1, A0) of		of the low-order 2 bits to port P3.	
OR (logica	OR between accumulator and memory)					
Instruction code	D9 D0 0 0 0 1 1 0 0 1 2 0 1 9	Number of words	Number of cycles	Flag CY	Skip condition	
oode	0 0 0 0 0 1 1 1 0 0 1 2 0 1 9 16	1	1	_	-	
Operation:	$(A) \leftarrow (A) OR (M(DP))$	Grouping: Description	tents of r	OR opera egister A	tion between the con- and the contents o e result in register A.	

ccumulator 0 0 0 CCY A3A CCY A3A CCY A3A	0 1	1 1	0	D0 0 1 1 D0 D0 D0 D0 D0 D0 D	2 0			B 16	Number of words 1 Grouping: Description Note: Number of words 1 Grouping: Description	executing ecuting the all function of the EPOI executing equivalent Number of cycles 1 Arithmetic Rotates 1	system in F the POF2 e EPOF ins ns are stop F instruction this instruct to the NOP Flag CY 0/1 operation bit of the co e contents	2 instruction after exstruction. Operations of ped. n is not executed beforetion, this instruction is instruction. Skip condition ontents of register A in	
ccumulator 0 0 0 0 0 0 0 1	Right) 0 1	1 1		D0 1					Rouping: Description Note: Number of words 1 Grouping:	Other oper Puts the sexecuting ecuting the all function of the EPOI executing equivalent Number of cycles 1 Arithmetic Rotates 1 olding the	ration system in F the POF2 e EPOF ins as are stop F instruction this instruct to the NOP Flag CY 0/1 operation bit of the co e contents	2 instruction after extruction. Operations of ped. n is not executed beforetion, this instruction. Skip condition ontents of register A in	
ccumulator $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 A2A1A0		0	D0	2 [0) 1	1	D 16	Note: Number of words 1 Grouping:	Puts the s executing ecuting the all functior If the EPOI executing equivalent Number of cycles 1 Arithmetic Rotates 1 cluding the	system in F the POF2 e EPOF ins ns are stop F instruction this instruct to the NOP Flag CY 0/1 operation bit of the co e contents	n is not executed beforetion, this instruction is instruction. Skip condition ontents of register A in	
ccumulator $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 A2A1A0		j	D0	2 0) 1	1	D 16	Note: Number of words 1 Grouping:	executing ecuting the all function of the EPOI executing equivalent Number of cycles 1 Arithmetic Rotates 1 of cluding the	the POF2 e EPOF ins ns are stop F instruction this instruct to the NOP Flag CY 0/1 operation bit of the co e contents	2 instruction after extruction. Operations of ped. n is not executed beforetion, this instruction. Skip condition ontents of register A in	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 A2A1A0		0	D0	2 0) 1	1	D 16	Number of words 1 Grouping:	executing ecuting the all function of the EPOI executing equivalent Number of cycles 1 Arithmetic Rotates 1 of cluding the	the POF2 e EPOF ins ns are stop F instruction this instruct to the NOP Flag CY 0/1 operation bit of the co e contents	2 instruction after exstruction. Operations of ped. n is not executed beforetion, this instruction is instruction. Skip condition ontents of register A in	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 A2A1A0		j	D0	2 0) 1	1	D 16	words 1 Grouping:	Number of cycles 1 Arithmetic Rotates 1 cluding the	operation bit of the coe contents	Skip condition – ontents of register A ir	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 A2A1A0		j	D0	2 () 1	1	D 16	words 1 Grouping:	cycles 1 Arithmetic Rotates 1 I cluding the	0/1 operation bit of the ore contents	ontents of register A in	
$\begin{array}{c cccc} \hline 0 & 0 & 0 \\ \hline $	A2A1A0]		j	D0	2 () 1	1	D 16	words 1 Grouping:	cycles 1 Arithmetic Rotates 1 I cluding the	0/1 operation bit of the ore contents	ontents of register A in of carry flag CY to the	
t) 0		1 1	j	Τ. Τ					Grouping:	Arithmetic Rotates 1 cluding the	operation bit of the co e contents	-	
t) 0		1 1	j	Τ. Τ						: Rotates 1	bit of the co	-	
0 0 1	0 0	1 1	j	Τ. Τ					Description	cluding the	e contents	-	
0 0 1	0 0	1 1	j	Τ. Τ									
0 0 1	0 0	1 1	j	Τ. Τ	_				Number of	Number of	Flag CY	Skip condition	
				J	2 0) 4	4	C +j 16	words	cycles	-		
$j(DP)) \leftarrow 0$									Craunina	Dit operati			
0 to 3									Grouping: Bit operation Description: Clears (0) the contents of bit j (bit specific				
									Description			e immediate field) o	
ry flag)													
		0 1	1	D ₀	Го	10	, [6	Number of words	Number of cycles	Flag CY	Skip condition	
		0 1	Ι'		2 🖰			16	1	1	0	_	
() ← 0									Grouping: Description			g CY.	
)	0 0 0	0 0 0 0 0	0 0 0 0 0 0 1	0 0 0 0 0 0 1 1	Do 0 0 0 0 0 1 1 0	D0 0 0 0 0 0 1 1 0 2 0	Do	D0 0 0 0 0 0 1 1 0 2	D0 0 0 0 0 0 1 1 0 0 0 6 16	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D0	

	t Port C)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 0 0 0 1 1 0 0 ₂ 2 8 C ₁₆	words	cycles		
	10	1	1	_	-
Operation:	(C) ← 0	Grouping:	Input/Outp	ut operation	on
	(-)		: Clears (0)		<u> </u>
RD (Reset r	port D specified by register Y)	I			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 0 2 0 1 4	words	cycles		
	10	1	1	_	-
Operation:	$(D(Y)) \leftarrow 0$	Grouping:	Input/Outp	ut oneratio	ın
operano	However,	Description			t D specified by register Y.
	(Y) = 0 to 5	Note:	Set 0 to 5 to	to register	Y because port D is six
			ports (Do-	,	
					above are set to regis- n is equivalent to the
			NOP instru		ii is equivalent to the
	from subroutine)	I			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 0 0 1 0 0 1 0 0 1 1 0 0 1	1	2	_	_
		'			
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope		
	$(SP) \leftarrow (SP) - 1$	Description			outine to the routine
			called the	subroutine	•
RTI (ReTurn	o from Interrunt)				
	n from Interrupt)	Number of	Number of	Flag CY	Skip condition
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
· · · · · · · · · · · · · · · · · · ·	• • •	1		Flag CY	Skip condition
Instruction code	D9 D0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 2 0 4 6 16	words 1	cycles	Flag CY	Skip condition
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Return ope	- eration	-
Instruction code	D9 D0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 2 0 4 6 16	words 1 Grouping:	cycles 1 Return ope : Returns fr	eration	Skip condition - upt service routine to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	cycles 1 Return ope : Returns fr main routir	eration om interru	upt service routine to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fr main routir Returns ea	eration rom interru	upt service routine to
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fr main routir Returns ea carry flag,	eration com interru ne. ach value o	upt service routine to f data pointer (X, Y, Z), s, NOP mode status by
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1 Grouping:	Return ope : Returns fr main routir Returns ea carry flag, the continu	eration com interru ne. ach value o skip status	upt service routine to

RIS (Reli	ırn from subroutine and Skip)						
Instruction code	D9 D0 0 0 1 0 0 0 1 0 1 0 0 4 5 46	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	2	_	Skip at uncondition		
Operation:	$(PC) \leftarrow (SK(SP))$	Grouping:	Return ope	eration			
•	(SP) ← (SP) – 1	Description	: Returns f	rom subro	outine to the routing		
			called the struction a		, and skips the next ir on.		
SB j (Set E	sit)						
Instruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words	Number of cycles	Flag CY	Skip condition		
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	_			
Operation:	$(Mj(DP)) \leftarrow 0$	Grouping:	Bit operation	on			
	j = 0 to 3	Description	. ,		of bit j (bit specified b ediate field) of M(DP)		
SC (Set Ca				EL 01/	011		
Instruction code	D9	Number of words	Number of cycles	Flag CY	Skip condition		
		1	1	1	_		
Operation:	(CY) ← 1	Grouping: Arithmetic operation Description: Sets (1) to carry flag CY.					
SCP (Set F	-	I		- ov			
Instruction code	D9 D0 1 0 0 0 1 1 0 1 2 8 D 4c	Number of words	Number of cycles	Flag CY	Skip condition		
	16	1	1	_	-		
Operation:	(C) ← 1	Grouping: Description	Input/Outp		n		

Set po	ort D specified by register Y)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 0 1 2 0 1 5	words	cycles		
	10	1	1	_	_
Operation:	(D(Y)) ← 1	Grouping:	Input/Outp	ut operation	n
•	(Y) = 0 to 5	Description	: Sets (1) to a	bit of port [specified by register Y.
		Note:	ports (Do- When valu	D5). es except instructio	Y because port D is size above are set to regis n is equivalent to the
SEA n (Sk	ip Equal, Accumulator with immediate data n)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 0 1 0 0 1 0 1 2 0 2 5	words	cycles	riag O i	Skip Condition
		2	2	_	(A) = n
	0 0 0 1 1 1 1 n n n n ₂ 0 7 n ₁₆	Grouping:	Compariso	n operatio	n
Operation:	(A) = n ?	Description	: Skips the	next instr	uction when the con-
•	n = 0 to 15		tents of re	gister A is	equal to the value n in
			the immed	iate field.	
			Executes t	he next ins	struction when the con
					not equal to the value r
			in the imm	ediate field	l.
SEAM (Ski	ip Equal, Accumulator with Memory)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 1 0 0 1 1 0 2 6 16	1	1	_	(A) = (M(DP))
Operation:	(A) = (M(DP))?	Grouping:	Compariso	n operatio	n
•		Description			uction when the con-
			tents of reg	gister A is e	equal to the contents o
			M(DP).		
			M(DP).	he next ins	struction when the con
			M(DP). Executes t	egister A	
SNZ0 (Skip	o if Non Zero condition of external 0 interrupt reques	et flag)	M(DP). Executes t tents of r	egister A	
Instruction	D9 D0	it flag) Number of words	M(DP). Executes t tents of r	egister A	is not equal to the
		Number of	M(DP). Executes t tents of r contents o	egister A f M(DP).	is not equal to the
Instruction code	D9	Number of words	M(DP). Executes t tents of r contents o Number of cycles	egister A f M(DP). Flag CY	Skip condition
Instruction code	D9 D0 0 0 0 1 1 1 0 0 0 2 0 3 8 16 V10 = 0: (EXF0) = 1 ?	Number of words 1 Grouping:	M(DP). Executes t tents of r contents o Number of cycles 1 Interrupt of	egister Af M(DP). Flag CY - Deration	Skip condition V10 = 0: (EXF0) = 1
Instruction	D9 D0 $0 0 0 1 1 1 1 0 0 0_{2} 0 3 8_{16}$ V10 = 0: (EXF0) = 1? After skipping, (EXF0) \leftarrow 0	Number of words 1 Grouping:	M(DP). Executes t tents of r contents o Number of cycles 1 Interrupt op: When V10	egister A f M(DP). Flag CY - peration = 0 : Skip	Skip condition V10 = 0: (EXF0) = 1
Instruction code	D9 D0 $0 0 0 0 1 1 1 0 0 0_2 0 3 8_{16}$ V10 = 0: (EXF0) = 1? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP	Number of words 1 Grouping:	M(DP). Executes t tents of r contents o Number of cycles 1 Interrupt op: When V10 when exter	egister A f M(DP). Flag CY - Deration = 0 : Skip nal 0 inter	Skip condition V10 = 0: (EXF0) = 1 sthe next instruction rupt request flag EXF0
Instruction code	D9 D0 $0 0 0 1 1 1 1 0 0 0_{2} 0 3 8_{16}$ V10 = 0: (EXF0) = 1? After skipping, (EXF0) \leftarrow 0	Number of words 1 Grouping:	M(DP). Executes t tents of r contents o Number of cycles 1 Interrupt op : When V10 when exter is "1." After	Flag CY Flag CY peration = 0 : Skipnal 0 intermal skipping,	Skip condition V10 = 0: (EXF0) = 1 ss the next instruction rupt request flag EXF0 clears (0) to the EXF0
Instruction code	D9 D0 $0 0 0 0 1 1 1 0 0 0_2 0 3 8_{16}$ V10 = 0: (EXF0) = 1? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP	Number of words 1 Grouping:	M(DP). Executes t tents of r contents o Number of cycles 1 Interrupt op : When V10 when exter is "1." After	Flag CY Peration = 0 : Skipnal 0 interest skipping, at the EXFO	Skip condition
Instruction code	D9 D0 $0 0 0 0 1 1 1 0 0 0_2 0 3 8_{16}$ V10 = 0: (EXF0) = 1? After skipping, (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP	Number of words 1 Grouping:	M(DP). Executes t tents of r contents o Number of cycles 1 Interrupt of when exter is "1." After flag. When the next instance of the content of the content of the next instance of the content of the	Flag CY Peration = 0 : Skip nal 0 interest skipping, in the EXFC struction.	Skip condition V10 = 0: (EXF0) = 1 ss the next instruction rupt request flag EXF0 clears (0) to the EXF0



SNZAD (S	kip if Non Zero condition of A/D conversion completi	on flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 1 1 1 2 8 7	words	cycles		-	
	16	1	1	_	V22 = 0: (ADF) = 1	
Operation:	V22 = 0: (ADF) = 1 ?	Grouping:	A/D conve	rsion opera	ation	
o por unom	After skipping, (ADF) \leftarrow 0				os the next instruction	
	V22 = 1: SNZAD = NOP	2 cccp			n completion flag ADF	
	(V22 : bit 2 of the interrupt control register V2)				, clears (0) to the ADF	
	(*22 * 2 * 2 * 3 * 4 * 6 * * 4 * 7 * 4 * 7 * 6 * * 7 * 2 * 7 * 7 * 7 * 7 * 7 * 7 * 7 *				lag is "0," executes the	
			next instru		lag lo o, oxoodioo illo	
					instruction is equiva-	
			lent to the			
SN7CP (S	kip if Non Zero condition of Port C)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles			
	1 0 1 0 0 0 1 0 0 1 2 2 8 9 16	1	1	_	(C) = 1	
Operation:	(C) = 1 ?	Grouping:	Input/Outp			
		Description: Skips the next instruction when tents of port C is "1."			uction when the con-	
					struction when the con-	
			tents of po		struction when the con-	
			tents of po	11 6 15 0.		
SNZIO (Ski	p if Non Zero condition of external 0 Interrupt input	 oin)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 1 1 0 1 0 0 3 A	words	cycles			
	16	1	1	_	112 = 0 : (INT) = "L"	
Operation:	I12 = 0 : (INT) = "L" ?	Grouping:	Interrupt or	 neration	I12 = 1 : (INT) = "H"	
Operation.	112 = 0 : (INT) = L ? 112 = 1 : (INT) = "H" ?	Description			s the next instruction	
	(I12 : bit 2 of the interrupt control register I1)		when the level of INT pin is "L." Executes			
	(the next in	struction	when the level of INT	
			pin is "H."			
					s the next instruction	
					T pin is "H." Executes	
			tne next in pin is "L."	struction	when the level of INT	
SNZP (Ski	p if Non Zero condition of Power down flag)	l	ріп із с.			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles		'	
		1	1	_	(P) = 1	
Operation:	(P) = 1 ?	Grouping:	Other oper	ation	l .	
орогино	(,, , , ,	Description			ction when the P flag is	
			"1".		· ·	
			After skip	ping, the	P flag remains un-	
			changed.			
			Executes	the next i	nstruction when the P	
			flag is "0."			



511211 (61	ip if Non Zero condition of Timer 1 interrupt request	flag)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 0 0 0 2 8 0	words	cycles			
	1 0 1 0 0 0 0 0 0 0 2 2 0 0 16	1	1	_	V12 = 0: (T1F) = 1	
Operation:	V12 = 0: (T1F) = 1 ?	Grouping:	Timer oper	ation		
•	After skipping, $(T1F) \leftarrow 0$				s the next instruction	
	V12 = 1: SNZT1 = NOP				pt request flag T1F is	
	(V12 = bit 2 of interrupt control register V1)				clears (0) to the T1F	
	(VIZ = SK Z SI IIKSITAPI SSINISI TOGISKSI VI)				ag is "0," executes the	
			next instru		ag is 0, executes the	
					instruction is equiva-	
			lent to the			
			ient to the	NOP Instit	action.	
	ip if Non Zero condition of Timer 2 interrupt request					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 1 0 0 0 0 0 0 1 2 8 1	words	cycles			
	1 0 1 0 0 0 0 0 1 2 2 0 1 16	1	1	_	V13 = 0: (T2F) = 1	
Operation:	V13 = 0: (T2F) = 1 ?	Grouping:	Timer oper	ation		
operation.	After skipping, $(T2F) \leftarrow 0$	Description: When V13 = 0 : Skips the next instru				
	V13 = 1: SNZT2 = NOP	when timer 2 interrupt request fl				
	(V13 = bit 3 of interrupt control register V1)				clears (0) to the T2F	
	(V13 = bit 3 of interrupt control register V1)				ag is "0," executes the	
			next instru		ag is 0, executes the	
					instruction is equiva-	
			lent to the		•	
			lent to the	INOP IIISIII	action.	
SZB j (Skip	o if Zero, Bit)					
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 0 0 j j 2 0 2 j 16	words	cycles			
		1	1	_	(Mj(DP)) = 0 i = 0 to 3	
Operation:	(Mj(DP)) = 0 ?	Grouping:	Bit operation	on	, , , , , ,	
	j = 0 to 3	Description	: Skips the	next instr	uction when the con-	
			tents of bit	t į (bit spe	cified by the value j in	
					of M(DP) is "0."	
					struction when the con-	
			tents of bit			
SZC (Skip	if Zero, Carry flag)					
SZC (Skip	if Zero, Carry flag) D9 D0	Number of	Number of	Flag CY	Skip condition	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
				Flag CY	Skip condition (CY) = 0	
Instruction code	D9	words 1	cycles 1	-	•	
Instruction code	D9 D0	words 1 Grouping:	cycles 1 Arithmetic	- operation	(CY) = 0	
Instruction code	D9	words 1 Grouping:	cycles 1 Arithmetic Skips the	operation next instr	(CY) = 0	
Instruction	D9	words 1 Grouping:	cycles 1 Arithmetic Skips the tents of ca	operation next instr	(CY) = 0 uction when the confis "0."	
Instruction code	D9	words 1 Grouping:	Arithmetic Skips the tents of ca After skip	operation next instr	(CY) = 0 uction when the consis "0."	
Instruction code	D9	words 1 Grouping:	Arithmetic Skips the tents of ca After skip changed.	operation next instr rry flag CY ping, the	(CY) = 0 uction when the contis "0." CY flag remains un-	
Instruction code	D9	words 1 Grouping:	Arithmetic Skips the tents of ca After skip changed. Executes t	operation next instr rry flag CY ping, the	(CY) = 0 uction when the con- is "0." CY flag remains un-	
Instruction code	D9	words 1 Grouping:	Arithmetic Skips the tents of ca After skip changed.	operation next instr rry flag CY ping, the	(CY) = 0 uction when the confis "0." CY flag remains unstruction when the construction when the con-	



	INSTRUCTIONS (INDEX BY ALPHABET)	(contine	ueu)			
	if Zero, port D specified by register Y)	I	I	I		
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	0 0 0 0 1 0 1 0 1 1 2 0 2 B ₁₆	2	2	_	(D(Y)) = 0 (Y) = 0 to 5	
		Grouping:	Input/Outp	ut operatio	n	
Operation:	(D(Y)) = 0? (Y) = 0 to 5	Description Note:	D specified next instru Set 0 to 5 ports (D0- are set to	next instruction by register ction when to register (D5). Where oregister	ction when a bit of poer Y is "0." Executes the the bit is "1." Y because port D is signary and the second of the	
T1AB (Trai	nsfer data to timer 1 and register R1 from Accumula	tor and reg	ister B)			
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 0 0 1 1 0 0 0 0 0 2 2 3 0 16	1	1	-	-	
Operation:	(T17–T14) ← (B)	Grouping:	Timer oper	ation		
•	(R17–R14) ← (B)	Description	: Transfers	the conter	its of register B to the	
	$(T13-T10) \leftarrow (A)$		high-order	4 bits of t	imer 1 and timer 1 re-	
	$(R13-R10) \leftarrow (A)$		•		nsfers the contents of	
			register A		order 4 bits of timer 1	
T2AR (Trai	nsfer data to timer 2 and register R2 from Accumula	tor and rea	istar R)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 1 0 0 0 1 2 2 3 1 16	words	cycles	- lag C1	- Skip condition	
0	(TO- TO:) (D)	Grouping:	Timer oper	ration		
Operation:	$(T27-T24) \leftarrow (B)$ $(R27-R24) \leftarrow (B)$	Description			ts of register B to the	
	$(R2/-R24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$	Description			imer 2 and timer 2 re-	
	$(R23-R20) \leftarrow (A)$		Ū		nsfers the contents of	
			register A	to the low-	w-order 4 bits of timer 2 register R2.	
	fer data to Accumulator from register B)					
Instruction code	D9 D0 0 0 0 1 1 1 1 0 0 1 E 40	Number of words	Number of cycles	Flag CY	Skip condition	
	16	1	1	_	_	
Operation:	$(A) \leftarrow (B)$	Grouping:	Other oper			
		Description	: Transfers t ister A.	he content	s of register B to reg-	

TAB1 (Trai	nsfer data to Accumulator and register B from timer	1)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 0 2 2 7 0	words	cycles		
	10	1	1	_	
Operation:	(B) ← (T17–T14)	Grouping:	Timer oper	ation	
-	$(A) \leftarrow (T13-T10)$	Description			der 4 bits (T17-T14) o
		_	timer 1 to i	-	,
			Transfers timer 1 to i		der 4 bits (T13–T10) o
TAB2 (Trai	nsfer data to Accumulator and register B from timer	2)			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 1 2 7 1	words	cycles		
	16	1	1	_	_
Operation:	(B) ← (T27–T24)	Grouping:	Timer ope	ation	
	$(A) \leftarrow (T23-T20)$	Description	: Transfers	he high-or	der 4 bits (T27-T24) o
			timer 2 to 1	egister B.	
			Transfers	the low-ord	der 4 bits (T23-T20) o
			timer 2 to 1	egister A.	
Instruction	ransfer data to Accumulator and register B from reg	ster AD) Number of words	Number of cycles	Flag CY	Skip condition
		Number of	Number of cycles	Flag CY	Skip condition
Instruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 2 7 9 16	Number of words	cycles 1	_	<u> </u>
Instruction code	D9 D0 1 1 1 1 1 0 0 1 2 7 9	Number of words	cycles 1 A/D conve	rsion opera	<u> </u>
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	2 cycles 1 A/D converts: In the A/D	rsion opera	ution mode (Q13 = 0), trans
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	A/D converse of the A/D converse of the highest conver	rsion opera conversion h-order 4 b	- ation mode (Q13 = 0), trans its (AD9–AD6) of registe
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	A/D convertible in the A/D fers the high AD to regist (AD5–AD2)	- conversion h-order 4 b ster B, and of register	mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In the
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	A/D conversible A/D to regist (AD5-AD2) comparator	rsion operacconversion h-order 4 beter B, and of register mode (Q1:	mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In the 3 = 1), transfers the high
Instruction code	$\begin{array}{ c c c c c c c c c }\hline D9 & D0 & D0 \\\hline 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 1 \\\hline 2 & 2 & 7 & 9 & 16 \\\hline \\ In A/D & conversion mode (Q13 = 0), \\ (B) \leftarrow (AD9-AD6) & (A) \leftarrow (AD5-AD2) & \\ In & comparator mode (Q13 = 1), \\ (B) \leftarrow (AD7-AD4) & (A) \leftarrow (AD3-AD0) & \\\hline \end{array}$	Number of words 1 Grouping:	A/D conversible. In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits	rsion operacconversion h-order 4 beter B, and of register mode (Q1:	mode (Q13 = 0), transits (AD9–AD6) of registe the middle-order 4 bit AD to register A. In this = 1), transfers the high of comparator register
Instruction code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping:	A/D conversible. A/D conversible. In the A/D fers the hig AD to regist (AD5–AD2) comparator order 4 bits to register.	sion opera conversion h-order 4 b ster B, and of register mode (Q1: (AD7–AD4 B, and the	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In the 3 = 1), transfers the high of comparator registe low-order 4 bits (AD3-
Instruction code Operation:	D9 D0 1 0 0 1 1 1 1 0 0 1 $_2$ 2 7 9 $_{16}$ In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1)	Number of words 1 Grouping: Description	A/D conversible. A/D conversible. In the A/D fers the hig AD to regist (AD5–AD2) comparator order 4 bits to register.	sion opera conversion h-order 4 b ster B, and of register mode (Q1: (AD7–AD4 B, and the	mode (Q13 = 0), transits (AD9–AD6) of registe the middle-order 4 bit AD to register A. In this = 1), transfers the high of comparator register
Instruction code Operation:	D9 D0 1 0 0 1 1 1 1 0 0 1 $_2$ 2 7 9 $_{16}$ In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1)	Number of words 1 Grouping: Description	A/D conversible. A/D conversible. In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of conversible.	rsion operaconversion h-order 4 b ster B, and of register mode (Q1: (AD7–AD4 B, and the	mode (Q13 = 0), transits (AD9–AD6) of register the middle-order 4 bit AD to register A. In the sellon transfers the high of comparator register low-order 4 bits (AD3-gister to register A.
Instruction code Operation: TABE (Trainstruction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping: Description ter E) Number of	A/D conversible A/D conversible A/D conversible A/D conversible A/D to regist (AD5-AD2) comparator order 4 bits to register A/D0) of conversible A/D0 and A/	sion opera conversion h-order 4 b ster B, and of register mode (Q1: (AD7–AD4 B, and the	mode (Q13 = 0), transits (AD9–AD6) of register the middle-order 4 bit AD to register A. In this = 1), transfers the high of comparator register low-order 4 bits (AD3-
Instruction code Operation:	D9 D0 1 0 0 1 1 1 1 0 0 1 $_2$ 2 7 9 $_{16}$ In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1)	Number of words 1 Grouping: Description Ter E) Number of words	A/D converse and the A/D converse are the high AD to regist (AD5-AD2) comparator order 4 bits to register AD0) of converse are the AD0 of converse are	rsion operaconversion h-order 4 b ster B, and of register mode (Q1: (AD7–AD4 B, and the	mode (Q13 = 0), transits (AD9–AD6) of register the middle-order 4 bit AD to register A. In the sellon transfers the high of comparator register low-order 4 bits (AD3-gister to register A.
Instruction code Operation: TABE (Trainstruction	D9 D0 1 0 0 1 1 1 1 0 0 1 $_2$ 2 7 9 $_{16}$ In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) nsfer data to Accumulator and register B from regis	Number of words 1 Grouping: Description ter E) Number of	A/D conversible A/D conversible A/D conversible A/D conversible A/D to regist (AD5-AD2) comparator order 4 bits to register A/D0) of conversible A/D0 and A/	rsion operacconversion h-order 4 b ster B, and of register mode (Q1: (AD7-AD4 B, and the parator register	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In th 3 = 1), transfers the high of comparator registe low-order 4 bits (AD3 gister to register A.
Instruction code Operation: TABE (Trainstruction	D9 D0 1 0 0 1 1 1 1 0 0 1 In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 0 0 0 0 1 0 1 0 1 0 1 0 2 0 2 A 16 (B) \leftarrow (E7-E4)	Number of words 1 Grouping: Description Ter E) Number of words	A/D converse and the A/D converse are the high AD to regist (AD5-AD2) comparator order 4 bits to register AD0) of converse are the AD0 of converse are	rsion operatorsion operatorsion operators and of register mode (Q1: (AD7–AD4 B, and the operator register operator register operator register operator register operator register operator opera	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In th is = 1), transfers the high of comparator registe low-order 4 bits (AD3 gister to register A. Skip condition
Instruction code Operation: TABE (Trainstruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number of words 1 Grouping: Description eer E) Number of words 1 Grouping:	cycles 1 A/D conve In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers	rsion operation operation of register B, and of register mode (Q1: (AD7–AD4 B, and the expansion of register tregister tregist	ation mode (Q13 = 0), transits (AD9–AD6) of register the middle-order 4 bit AD to register A. In the s = 1), transfers the high of comparator register low-order 4 bits (AD3 gister to register A. Skip condition
Instruction code Operation: TABE (Trainstruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 0 0 0 0 1 0 1 0 1 0 1 0 2 0 2 A 16 (B) \leftarrow (E7-E4)	Number of words 1 Grouping: Description eer E) Number of words 1 Grouping:	cycles A/D conve In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers register E	rsion operation operation of register mode (Q1: (AD7-AD4), and the experiment of the parator register tree high-out or reg	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In th B = 1), transfers the high c) of comparator registe low-order 4 bits (AD3 gister to register A. Skip condition
Instruction code Operation: TABE (Trainstruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 0 0 0 0 1 0 1 0 1 0 1 0 2 0 2 A 16 (B) \leftarrow (E7-E4)	Number of words 1 Grouping: Description eer E) Number of words 1 Grouping:	cycles 1 A/D conve In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers	rsion operation operation of register mode (Q1: (AD7-AD4), and the experiment of the parator register tree high-out or reg	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In th B = 1), transfers the high c) of comparator registe low-order 4 bits (AD3 gister to register A. Skip condition
Instruction code Operation: TABE (Trainstruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 0 0 0 0 1 0 1 0 1 0 1 0 2 0 2 A 16 (B) \leftarrow (E7-E4)	Number of words 1 Grouping: Description eer E) Number of words 1 Grouping:	cycles A/D conve In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers register E	rsion operation operation of register mode (Q1: (AD7-AD4), and the experiment of the parator register tree high-out or reg	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In th B = 1), transfers the high c) of comparator registe low-order 4 bits (AD3 gister to register A. Skip condition
Instruction code Operation: TABE (Trainstruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 0 0 0 0 1 0 1 0 1 0 1 0 2 0 2 A 16 (B) \leftarrow (E7-E4)	Number of words 1 Grouping: Description eer E) Number of words 1 Grouping:	cycles A/D conve In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers register E	rsion operation operation of register mode (Q1: (AD7-AD4), and the experiment of the parator register tree high-out or reg	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In the B = 1), transfers the high o) of comparator registe low-order 4 bits (AD3- gister to register A. Skip condition - ansfer rder 4 bits (E7–E4) o B, and low-order 4 bits
Instruction code Operation: TABE (Trainstruction code	D9 D0 1 0 0 1 1 1 1 0 0 1 In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0) (Q13: bit 3 of A/D control register Q1) In sfer data to Accumulator and register B from register D9 D0 0 0 0 0 1 0 1 0 1 0 1 0 2 0 2 A 16 (B) \leftarrow (E7-E4)	Number of words 1 Grouping: Description eer E) Number of words 1 Grouping:	cycles A/D conve In the A/D fers the hig AD to regis (AD5–AD2) comparator order 4 bits to register AD0) of con Number of cycles 1 Register to Transfers register E	rsion operation operation of register mode (Q1: (AD7-AD4), and the experiment of the parator register tree high-out or reg	ation mode (Q13 = 0), trans its (AD9–AD6) of registe the middle-order 4 bit AD to register A. In th B = 1), transfers the high c) of comparator registe low-order 4 bits (AD3 gister to register A. Skip condition

TABP p (T	ransfer data to Accumulator and register B from Pro	gram mem	ory in page	p)		
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 1 0 0 p4 p3 p2 p1 p0 2 0 8 p 1 ₁₆	1	3	_	_	
Operation:	$(SP) \leftarrow (SP) + 1$	Grouping:	Arithmetic		· D	
	$(SK(SP)) \leftarrow (PC)$	Description			o register B and bits 3 to	
	(PCH) ← p				bits 7 to 0 are the ROI DR2 DR1 DR0 A3 A2 A	
	$(PCL) \leftarrow (DR2-DR0, A3-A0)$				sters A and D in page p.	
	(B) ← (ROM(PC))7–4	Note:			507M2, and p is 0 to 3	
	$(A) \leftarrow (ROM(PC))_{3-0}$		for M34507	7M4/E4.	•	
	$(PC) \leftarrow (SK(SP))$				is executed, be carefu	
	$(SP) \leftarrow (SP) - 1$		not to ove stack regis		ck because 1 stage o	
TAD (Trans	sfer data to Accumulator from register D)		Stack regis	iter is used	1.	
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code		words	cycles	l lag O1	OKIP CONGRESS	
code	0 0 0 1 0 1 0 1 0 0 1 2 0 5 1	1	1	_	_	
		-				
Operation:	$(A2-A0) \leftarrow (DR2-DR0)$	Grouping: Register to register transfer Description: Transfers the contents of register				
	$(A3) \leftarrow 0$				· ·	
				`	Ao) of register A.	
		Note:			on is executed, "0" is	
			stored to the	he bit 3 (A:	3) of register A.	
TADAB (Tr	ransfer data to register AD from Accumulator from re	egister B)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition	
code	1 0 0 0 1 1 1 0 0 1 2 3 9	words	cycles		,	
	16	1	1	_	_	
Operation:	(AD- AD4) ((B)	Grouping:	A/D conve	 rsion opera	lation	
Орегаціон.	$(AD_{7}-AD_{4}) \leftarrow (B)$	Description			mode (Q13 = 0), this in-	
	$(AD3\text{-}AD0) \leftarrow (A)$	struction is equivalent to the NOP instruction.				
					node (Q13 = 1), trans-	
					of register B to the 07-AD4) of comparator	
					ntents of register A to	
					AD3-AD0) of compara-	
			tor register	,	, .	
			(Q13 = bit :	3 of A/D co	ontrol register Q1)	
TAI1 (Trans	sfer data to Accumulator from register I1)				T	
	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
Instruction			Cycles			
Instruction code	1 0 0 1 0 1 0 1 1 2 2 5 3		1			
	1 0 0 1 0 1 0 0 1 1 2 5 3	1	1	-	_	
code	1 0 0 1 0 1 0 0 1 1 2 5 3		1 Interrupt of		_	
code	1 0 0 1 0 1 0 1 1 2 2 5 3	1 Grouping:	Interrupt o	peration	nts of interrupt control	
	1 0 0 1 0 1 0 1 1 2 2 5 3	1 Grouping:	Interrupt o	peration the conter	nts of interrupt control	
code	1 0 0 1 0 1 0 1 1 2 2 5 3	1 Grouping:	Interrupt on Transfers	peration the conter	nts of interrupt contro	
code	1 0 0 1 0 1 0 1 1 2 2 5 3	1 Grouping:	Interrupt on Transfers	peration the conter	nts of interrupt contro	
code	1 0 0 1 0 1 0 1 1 2 2 5 3	1 Grouping:	Interrupt on Transfers	peration the conter	nts of interrupt contro	
code	1 0 0 1 0 1 0 1 1 2 2 5 3	1 Grouping:	Interrupt on Transfers	peration the conter	nts of interrupt control	

TAK0 (Tran	sfer data to Accumulator from register K0)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
coue	1 0 0 1 0 1 0 1 0 1 0 2 2 5 6 16	1	1	_	-
Operation:	(A) ← (K0)	Grouping:	Input/Outp	ut operatio	n
				the conte	nts of key-on wakeup
TAK1 (Tran	sfer data to Accumulator from register K1)				
Instruction code	D9 D0 1 0 1 1 0 0 1 2 2 5 9 16	Number of words	Number of cycles	Flag CY	Skip condition
	10	1	1	_	_
Operation:	$(A) \leftarrow (K1)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.
TAK2 (Trai	esfer data to Accumulator from register K2)	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 1 0 1 0 ₂ 2 5 A ₁₆	words	cycles		–
Operation:	(A) ← (K2)	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers control reg		nts of key-on wakeup register A.
	nsfer data to Accumulator from register LA)				
Instruction code	D9 D0 1 0 0 1 0 0 1 0 0 1 0 2 4 9 46	Number of words	Number of cycles	Flag CY	Skip condition
	1 0 0 1 0 0 1 0 0 1 2 2 4 9 16	1	1	-	-
Operation:	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$	Grouping: Description Note:	register Al of register After this	the low-ord to the hig A. instructio the low-or	ation ler 2 bits (AD1, AD0) of gh-order 2 bits (A3, A2) n is executed, "0" is der 2 bits (A1, A0) of

	nsfer data to Accumulator from Memory)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 1 1 0 0 j j j j ₂ 2 C j ₁₆	words 1	cycles 1	_	_
Operation:	$(A) \leftarrow (M(DP))$	Grouping:	RAM to re		
	$(X) \leftarrow (X)EXOR(j)$	Description		-	contents of M(DP) to
	j = 0 to 15		register A	, an exclu	sive OR operation is
			performed	between re	egister X and the value
				mediate fie	eld, and stores the re
	insfer data to Accumulator from register MR)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 1 0 0 1 0 2 2 5 2 16	words	cycles		
		1	1	_	_
Operation:	$(A) \leftarrow (MR)$	Grouping:	Other oper	ation	
•		Description	: Transfers	the conten	ts of clock control reg
			ister MR to	register A	
TAQ1 (Trai	nsfer data to Accumulator from register Q1)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 0 0 1 0 0 2 4 4	words	cycles		
	16	1	1	_	_
	(1) (0.1)				
Operation:	$(A) \leftarrow (Q1)$	Grouping:	A/D conve		
		Description	: Transfers	the conten	ts of A/D control regis
			ter Q1 to re	egister A.	
TACD /Tue	restant data to Assume data a france Ota de Daintan				
	nsfer data to Accumulator from Stack Pointer)	Ni	Ni usala cii ii f	Flor OV	Olda analiti
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 0 0 0 5 0		-		
		1	1	_	_
Operation:	$(A2-A0) \leftarrow (SP2-SP0)$	Grouping:	Register to	register tr	ansfer
оролишени	$(A3) \leftarrow 0$				s of stack pointer (SP
	(,	2000.1011			s (A2–A0) of register A
		Notes			·
		Note:			n is executed, "0" is
			stored to the	ne bit 3 (Aa) of register A.

	E INSTRUCTIONS (INDEX BY ALPHABET)	(Continu	ueu)		
	nsfer data to Accumulator from register V1)		I	I	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 0 2 0 5 4	1	1	_	
Operation:	(A) ← (V1)	Grouping:	Interrupt o	peration	
					its of interrupt control
			register V1	to registe	r A.
TAV2 (Tran	nsfer data to Accumulator from register V2)	I			
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 1 0 1 2 0 5 5	words	cycles		·
		1	1	-	_
Operation:	(A) ← (V2)	Grouping:	Interrupt o	peration	
			: Transfers	the conter	its of interrupt control
			register V2	to registe	r A.
TAW1 (Tra	nsfer data to Accumulator from register W1)				
Instruction	D9 D0	Number of	Number of	Flog CV	Skip condition
code	1 0 0 1 0 0 1 0 1 1 2 4 B	words	cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	(A) ← (W1)	Grouping:	Timer oper	ration	
		Description	: Transfers	the conten	ts of timer control reg-
			ister W1 to	register A	
TAW2 (Tra	nsfer data to Accumulator from register W2)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 1 0 0 1 1 0 0 1 1 0 0 ₂ 2 4 C ₁₆	1	1	_	-
Operation:	(A) ← (W2)	Grouping:	Timer oper	ration	
		Description	ister W2 to		ts of timer control reg-

TAW6 (Tra	nsfer data to Accumulator from register W6)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 1 0 1 0 0 0 0 2 2 5 0 16	words	cycles		
	16	1	1	_	_
Operation:	(A) ← (W6)	Grouping:	Timer oper	ation	
•					s of timer control reg-
			ister W6 to	register A	
TAX (Trans	sfer data to Accumulator from register X)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	0 0 0 1 0 1 0 0 1 0 2 0 5 2	words	cycles		
		1	1	_	
Operation:	$(A) \leftarrow (X)$	Grouping:	Register to		
		Description	: Transfers to ister A.	the conten	ts of register X to reg-
TAY (Trans	sfer data to Accumulator from register Y) D9 D0 0 0 0 0 1 1 1 1 1 1 0 0 1 F	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	$(A) \leftarrow (Y)$	Grouping:	Register to	register tr	ansfer
		Description	: Transfers t ter A.	he content	s of register Y to regis-
TAZ (Trans	sfer data to Accumulator from register Z)				
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
oodo	0 0 0 1 0 1 0 1 1 2 0 5 3	1	1	-	-
Operation:	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$		low-order 2	the conter 2 bits (A1, /	ts of register Z to the Ao) of register A.
		Note:			n is executed, "0" is

MACHINI	E INSTRUCTIONS (INDEX BY ALPHABET)	(continu	ued)		
TBA (Tran	sfer data to register B from Accumulator)				
Instruction	D9 D0 0 0 0 0 1 1 1 0 0 0 E 46	Number of words	Number of cycles	Flag CY	Skip condition
-	0 0 0 0 0 1 1 1 0 2	1	1	-	-
Operation:	(B) ← (A)	Grouping:	Register to		
		Description	ter B.	the content	s of register A to regis-
TDA (Tran	sfer data to register D from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 0 1 0 1 0 0 1 2	1	1	-	-
Operation:	$(DR2-DR0) \leftarrow (A2-A0)$	Grouping:	Register to	register tr	ansfer
·		Description	: Transfers	the conte	nts of the low-order 3 er A to register D.
TEAB (Tra	Insfer data to register E from Accumulator and regist D9 D0 0 0 0 0 0 1 1 0 0 0 1 A	er B) Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	-
Operation:	$(E7\text{-}E4) \leftarrow (B)$	Grouping:	Register to		
	(E3−E0) ← (A)	Description	high-order	4 bits (E3- ts of regist	nts of register B to the -Eo) of register E, and ter A to the low-order 4 er E.
TI1A (Tran	sfer data to register I1 from Accumulator)				
Instruction	D9 D0 1 0 1 1 1 2 1 7 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(I1) ← (A)	Grouping: Description	Interrupt o : Transfers t rupt contro	the conten	ts of register A to inter- 1.

	nsfer data to register K0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	l lag 0 i	Chap containen
	1 0 0 0 0 1 1 1 0 1 1 ₂ 2 1 B ₁₆	1	1	_	-
Operation:	(K0) ← (A)	Grouping:	Input/Outp	ut operatio	n
Operation.	$(NO) \leftarrow (N)$				ts of register A to key-
			on wakeup	control re	gister K0.
TV4A /Tro	cofor data to register K1 from Accumulator				
	nsfer data to register K1 from Accumulator)	Ni wala a wa a ƙ	Ni is a second	FI 0\	Older and differen
Instruction code	D9 D0 1 0 0 0 1 0 1 0 0 2 2 1 4 ₁₆	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	_	
Operation:	$(K1) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description	: Transfers	the conten	ts of register A to key-
TK2A (Trai	nsfer data to register K2 from Accumulator)				
Instruction code	D9 D0 1 0 1 0 1 0 1 5 to	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	_
Operation:	$(K2) \leftarrow (A)$	Grouping:	Input/Outp	ut operatio	n
		Description			ts of register A to key-
			on wakeup	control re	gister K2.
	nsfer data to Memory from Accumulator)	I		- ov	
Instruction code	D9 D0 1 0 1 1 j j j j 2 B j 4c	Number of words	Number of cycles	Flag CY	Skip condition
		1	1	-	-
Operation:	$(M(DP)) \leftarrow (A)$	Grouping:	RAM to re	gister trans	fer
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Grouping: RAM to register transfer Description: After transferring the contents of registre to M(DP), an exclusive OR operation is formed between register X and the valuation in the immediate field, and stores the register X.			

	INSTRUCTIONS (INDEX BY ALPHABET)	Contine	ueu)		
	ansfer data to register MR from Accumulator)	I		I = 1 0 1 1	
Instruction code	D9 D0 1 0 1 1 0 2 1 6 4c	Number of words	Number of cycles	Flag CY	Skip condition
0000	1 0 0 0 0 1 0 1 1 0 2 2 1 6 16	1	1	_	_
Operation:	$(MR) \leftarrow (A)$	Grouping:	Other oper	ration	
•					s of register A to clock
			control reg	ister MR.	
TPU0A (Tr	ansfer data to register PU0 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 0 1 ₂ 2 2 D ₁₆	words	cycles	J	
	10	1	1	_	_
Operation:	(PU0) ← (A)	Grouping:	Input/Outp	ut operatio	n
			: Transfers	the conten	ts of register A to pull-
TPU1A (Tr	ansfer data to register PU1 from Accumulator)				
Instruction code	D9 D0 1 0 1 1 1 0 0 2 2 E 40	Number of words	Number of cycles	Flag CY	Skip condition
-	16	1	1	_	_
Operation:	(PU1) ← (A)	Grouping:	Input/Outp		
		Description			ts of register A to pull-
			up control	register i c	
	ansfer data to register PU2 from Accumulator)	T	I	T	
Instruction code	D9 D0 1 0 1 1 1 1 1 2 2 2 F 46	Number of words	Number of cycles	Flag CY	Skip condition
couc	16	1	1	-	-
Operation:	(PU2) ← (A)	Grouping:	Input/Outp	ut operation	n
		Description	: Transfers up control		ts of register A to pull- J2.

		()			
	nsfer data to register Q1 from Accumulator)		I	II	
Instruction code	D9 D0 1 0 0 0 0 0 1 0 0 2 0 4 46	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	-	-
Operation:	(Q1) ← (A)	Grouping:	A/D conve	rsion opera	ation
O P O I O O O O O O O O O O					ts of register A to A/D
			control reg		
TD1AB /Tr	ransfer data to register R1 from Accumulator and reg	nistor R)			
Instruction		Number of	Number of	Flog CV	Ckin condition
code	D9 D0 1 0 0 1 1 1 1 1 1 1 2 2 3 F 16	words	cycles	Flag CY	Skip condition
		1	1	_	
Operation:	$(R17-R14) \leftarrow (B)$	Grouping:	Timer oper		
	$(R13-R10) \leftarrow (A)$	Description			ts of register B to the
			-	•	7-R14) of reload regis-
					nts of register A to the
				4 DITS (R13	-R10) of reload regis-
			ter R1.		
T\/4 A /Tro	nofer data to register \/4 from Accumulator\				
	nsfer data to register V1 from Accumulator)	Ni wala a a a f	Niala a n. af	Flar CV	Older and distant
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 1 2 0 3 F	1	1	_	-
Operation:	(V1) ← (A)	Grouping:	Interrupt o		
		Description			s of register A to inter-
			rupt contro	ol register V	/1.
TV2A (Trai	nsfer data to register V2 from Accumulator)				
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition
code		words	cycles	liagoi	Okip contaition
couc	0 0 0 0 1 1 1 1 1 0 ₂ 0 3 E ₁₆	1	1	-	-
Operation:	(V2) ← (A)	Grouping:	Interrupt o	peration	
оролино	()	Description			s of register A to inter-
			rupt contro		-
				5	

	E INSTRUCTIONS (INDEX BY ALPHABET)	(COIIIIII	——————————————————————————————————————		
	nsfer data to register W1 from Accumulator)		I	I	
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 1 0 ₂ 2 0 E ₁₆	1	1	_	
Operation:	(W1) ← (A)	Grouping:	Timer oper	ration	
·		Description			s of register A to timer
			control reg	ister W1.	
TW2A (Tra	nsfer data to register W2 from Accumulator)				
Instruction	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
oouo	1 0 0 0 0 0 1 1 1 1 1 ₂ 2 0 F ₁₆	1	1	-	-
Operation:	(W2) ← (A)	Grouping:	Timer oper	ration	
		Description	: Transfers t		s of register A to timer
TW6A (Tra	nsfer data to register W6 from Accumulator) D9	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	$(W6) \leftarrow (A)$	Grouping:	Timer oper		s of register A to timer
		Description	control reg		s of register A to time
	sfer data to register Y from Accumulator)	T	I	T = T	
Instruction code	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	16	1	1	_	
Operation:	$(Y) \leftarrow (A)$	Grouping: Description	Register to Transfers t ter Y.		ansfer s of register A to regis-

WRST (Wa	atchdog timer ReSeT)									
Instruction	D9 D0	Number of	Number of	Flag CY	Skip condition					
code	1 0 1 0 1 0 0 0 0 0 ₂ 2 A 0 ₁₆	words 1	cycles 1	_	(WDF1) = 1					
	(MDEA) 4.0		0.1							
Operation:	(WDF1) = 1 ?	Grouping:	Other oper							
	After skipping, (WDF1) ← 0	Description: Skips the next instruction when watchdo timer flag WDF1 is "1." After skipping, clear (0) to the WDF1 flag. When the WDF1 flat is "0," executes the next instruction. Also stops the watchdog timer function when executing the WRST instruction immediate after the DWDT instruction.								
XAM j (eX	change Accumulator and Memory data)									
Instruction code	D9 D0 1 0 1 1 0 1 j j j j 2 D j	Number of words	Number of cycles	Flag CY	Skip condition					
	16	1	1	_	-					
Operation:	$(A) \leftarrow \rightarrow (M(DP))$	Grouping:	RAM to reg	gister trans	sfer					
	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	Description	with the co OR operat ter X and t	ontents of r ion is perf he value j	ne contents of M(DP) register A, an exclusive formed between regis- in the immediate field, in register X.					
XAMD j (e	Xchange Accumulator and Memory data and Decrer	nent regist	er Y and sk	(ip)						
Instruction	D9 D0 1 1 1 1 1 j j j j 2 F j	Number of words	Number of cycles	Flag CY	Skip condition					
	16	1	1	_	(Y) = 15					
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) - 1$	Grouping: Description	with the co OR operat ter X and t and stores Subtracts As a resul tents of reg is skipped.	anging the ntents of raion is performed by the value jethe result from the tof subtragister Y is when the	effer the contents of M(DP) the egister A, an exclusive to ormed between regis- tin the immediate field, the register X. the contents of register Y. the register Y. the next instruction the contents of register Y the next instruction the contents of register Y the struction is executed.					
XAMI j (eX	Change Accumulator and Memory data and Increme	ent register	Y and skip)						
Instruction	D9 D0 1 0 1 1 1 0 j j j j 2 E j 40	Number of words	Number of cycles	Flag CY	Skip condition					
	16	1	1	_	(Y) = 0					
Operation:	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) + 1$	Grouping: RAM to register transfer Description: After exchanging the contents of M(DP with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped, when the contents of register Y is not 0, the next instruction is executed.								

MACHINE INSTRUCTIONS (INDEX BY TYPES)

		Instruction code														1	T
Parameter						In	stru	ction	cod	e					er of ds	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀	Hexa no	ade otati		Number of words	Number cycles	runction
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	(A) ← (B)
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Ε	1	1	(B) ← (A)
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)
_	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
transfe	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7–E4) ← (B) (E3–E0) ← (A)
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
r to r	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	(DR2−DR0) ← (A2−A0)
Registe	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$ (A_2-A_0) \leftarrow (DR_2-DR_0) $ $ (A_3) \leftarrow 0 $
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	(A2–A0) ← (SP2–SP0) (A3) ← 0
	LXY x, y	1	1	Х3	X2	X1	X 0	уз	у2	y1	у0	3	х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
sesse.	LZ z	0	0	0	1	0	0	1	0	Z1	Z 0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM addresses	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
<u> </u>	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	TAM j	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{array}{l} (A) \leftarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
transfer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) - 1 \end{array} $
RAľ	ХАМІ ј	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$ \begin{array}{l} (A) \leftarrow \rightarrow (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \leftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

Skip condition	Carry flag CY	Datailed description
-	_	Transfers the contents of register B to register A.
-	_	Transfers the contents of register A to register B.
_	_	Transfers the contents of register Y to register A.
_	_	Transfers the contents of register A to register Y.
-	_	Transfers the contents of register B to the high-order 4 bits (E3–E0) of register E, and the contents of register A to the low-order 4 bits (E3–E0) of register E.
-	_	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.
_	_	Transfers the contents of the low-order 3 bits (A2–A0) of register A to register D.
-	_	Transfers the contents of register D to the low-order 3 bits (A2–A0) of register A.
-	-	Transfers the contents of register Z to the low-order 2 bits (A ₁ , A ₀) of register A.
-	_	Transfers the contents of register X to register A.
-	_	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	_	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
_	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
_	_	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.



Parameter	INE INS						nstru				•		''		of	ب ا	
Type of \	Mnemonic		D a	D -	D a						D:	Hex	ade	cimal	Number of words	Number of cycles	Function
instructions		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	n	otat	ion	ž	ž	
	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	$(A) \leftarrow n$ n = 0 to 15
	ТАВР р	0	0	1	0	0	p4	рз	p2	p 1	p0	0	8 +r	p	1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
eration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	A n	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	(A) ← (A) + n n = 0 to 15
Arit	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	(Mj(DP)) ← 1 j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit op	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP))?
arison ation	SEA n	0	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n?
Comparison operation		0	0	0	1	1	1	n	n	n	n	0	7	n			n = 0 to 15

Note : p is 0 to 15 for M34507M2, p is 0 to 31 for M34507M4/E4.

Carry flag CY	Datailed description
_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and D in page p. When this instruction is executed, be careful not to over the stack because 1 stage of stack register is used.
_	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
_	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
1	Sets (1) to carry flag CY.
0	Clears (0) to carry flag CY.
_	Skips the next instruction when the contents of carry flag CY is "0."
_	Stores the one's complement for register A's contents in register A.
0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
_	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0." Executes the next instruction when the contents of bit j of M(DP) is "1."
-	Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.
	- 0/1 - 1 0 - 0/1 0/1



Parameter						In	stru	ctior	n cod	e					er of	er of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀			ecima tion	Number of words	Number of cycles	Function
	Ва	0	1	1	a 6	a 5	a4	аз	a2	a1	ao	1	8	a a	1	1	(PCL) ← a6–a0
ation	BL p, a	0	0	1	1	1	p4	рз	p2	p 1	po	0	E +	p p	2	2	(PCH) ← p (Note) (PCL) ← a6–a0
Branch operation		1	0	0	a 6	a 5	a4	аз	a2	a1	ao	2	а	а			
Bran	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PCH) ← p (Note) (PCL) ← (DR2–DR0, A3–A0)
		1	0	0	p4	0	0	рз	p2	p1	po	2	р	р			
	ВМ а	0	1	0	a 6	a 5	a4	a 3	a2	a1	a 0	1	а	а	1	1	$ \begin{array}{l} (SP) \leftarrow (SP) + 1 \\ (SK(SP)) \leftarrow (PC) \\ (PCH) \leftarrow 2 \\ (PCL) \leftarrow a6-a0 \end{array} $
Subroutine operation	BML p, a	0	0	1	1	0	p4	рз	p2	р1	po	0	C +	p p	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p (Note)$
outine (1	0	0	a 6	a 5	a 4	a 3	a2	a1	a 0	2	а	а			(PCL) ← a6–a0
Subre	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	0	0	p4	0	0	рз	p2	p1	po	2	р	р			(PCh) ← p (Note) (PCL) ← (DR2–DR0,A3–A0)
	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Return operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) – 1
Retui	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

Note :p is 0 to 15 for M34507M2, p is 0 to 31 for M34507M4/E4.

Skip condition	Carry flag CY	Datailed description
-	_	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
-	_	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	_	Call the subroutine : Calls the subroutine at address a in page p.
-	_	Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	_	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

Parameter		Instruction code							r of s	r of							
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀		ade	cimal on	Number o	Number o	Function
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? After skipping, (EXF0) ← 0 V10 = 1: SNZ0 = NOP
ation	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	l12 = 0 : (INT) = "L" ?
Interrupt operation																	l12 = 1 : (INT) = "H" ?
nterr	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
-	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	E	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Ε	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
	TAW6	1	0	0	1	0	1	0	0	0	0	2	5	0	1	1	(A) ← (W6)
	TW6A	1	0	0	0	0	1	0	0	1	1	2	1	3	1	1	(W6) ← (A)
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
Timer operation	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$
Timer	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(T27-T24) \leftarrow (B)$ $(R27-R24) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$ $(R23-R20) \leftarrow (A)$
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	(R17–R14) ← (B) (R13–R10) ← (A)
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0: (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 1: SNZT1 = NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0: (T2F) = 1 ? After skipping, (T2F) \leftarrow 0 V13 = 1: SNZT2 = NOP

	_	
Skip condition	Carry flag CY	Datailed description
_	-	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
_	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0: (EXF0) = 1	_	When V10 = 0 : Skips the next instruction when external 0 interrupt request flag EXF0 is "1." After skipping, clears (0) to the EXF0 flag. When the EXF0 flag is "0," executes the next instruction. When V10 = 1 : This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "L" However, I12 = 0	_	When I12 = 0: Skips the next instruction when the level of INT pin is "L." Executes the next instruction when the level of INT pin is "H."
(INT) = "H" However, I12 = 1		When I12 = 1: Skips the next instruction when the level of INT pin is "H." Executes the next instruction when the level of INT pin is "L." (I12: bit 2 of interrupt control register I1)
_	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
_	-	Transfers the contents of interrupt control register V2 to register A.
_	_	Transfers the contents of register A to interrupt control register V2.
_	-	Transfers the contents of interrupt control register I1 to register A.
-	_	Transfers the contents of register A to interrupt control register I1.
_	-	Transfers the contents of timer control register W1 to register A.
_	_	Transfers the contents of register A to timer control register W1.
-	_	Transfers the contents of timer control register W2 to register A.
_	_	Transfers the contents of register A to timer control register W2.
_	-	Transfers the contents of timer control register W6 to register A.
-	-	Transfers the contents of register A to timer control register W6.
-	-	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.
-	_	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2.
_	_	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.
V12 = 0: (T1F) = 1	_	When V12 = 0 : Skips the next instruction when timer 1 interrupt request flag T1F is "1." After skipping, clears (0) to the T1F flag. When the T1F flag is "0," executes the next instruction. When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0: (T2F) =1	_	When V13 = 0 : Skips the next instruction when timer 1 interrupt request flag T2F is "1." After skipping, clears (0) to the T2F flag. When the T2F flag is "0," executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)



MACI II	INE INS				143						1 -	-3)	"	,011	tiiiu	eu)	T
Parameter						In	stru	ction	cod	e					er of ds	er of les	Function
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Дз	D2	D1	D ₀		ade otati	cimal on	Number of words	Number of cycles	Function
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1		(A ₁ , A ₀) ← (P ₂₁ , P ₂₀) (A ₃ , A ₂) ← 0
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P21, P20) ← (A1, A0)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	$(A1, A0) \leftarrow (P31, P30)$ $(A3, A2) \leftarrow 0$
	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P31, P30) ← (A1, A0)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ (Y) = 0 to 5
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1		$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 5$
ion	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?
perati		0	0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 0 to 5
Input/Output operation																	
t/Out	SCP	1	0	1	0	0	0	1	1	0	1		8		1		(C) ← 1
ndul	RCP	1	0	1	0	0	0	1	1	0	0		8		1		(C) ← 0
	SNZCP	1	0	1	0	0	0	1	0	0	1	2	8	9	1	1	(C) = 1?
	IAK	1	0	0	1	1	0	1	1	1	1	2	6	F	1		$ (A0) \leftarrow (K) (A3-A1) \leftarrow 0 $
	OKA	1	0	0	0	0	1	1	1	1	1	2	1	F	1	1	$(K) \leftarrow (Ao)$
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	Е	1	1	(PU1) ← (A)
	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	(PU2) ← (A)

	<u> </u>	
Skip condition	Carry flag CY	Datailed description
_	_	Transfers the input of port P0 to register A.
_	_	Outputs the contents of register A to port P0.
_	_	Transfers the input of port P1 to register A.
_	_	Outputs the contents of register A to port P1.
_	_	Transfers the input of port P2 to the low-order 2 bits (A1, A0) of register A.
_	_	Outputs the contents of the low-order 2 bits (A ₁ , A ₀) of register A to port P2.
_	_	Transfers the input of port P3 to the low-order 2 bits (A1, A0) of register A.
_	_	Outputs the contents of the low-order 2 bits (A ₁ , A ₀) of register A to port P3.
_	_	Sets (1) to port D.
-	_	Clears (0) to a bit of port D specified by register Y.
(D(Y)) = 0 ?	_	Sets (1) to a bit of port D specified by register Y. Skips the next instruction when a bit of port D specified by register Y is "0." Executes the next instruction
(Y) = 0 to 5		when a bit of port D specified by register Y is "1."
_	_	Sets (1) to port C.
_	_	Clears (0) to port C.
(C) = 1	_	Skips the next instruction when the contents of port C is "1." Executes the next instruction when the contents of port C is "0."
_	_	Transfers the contents of port K to the bit 0 (Ao) of register A.
_	_	Outputs the contents of bit 0 (Ao) of register A to port K.
_	_	Transfers the contents of register A to key-on wakeup control register K0.
_	_	Transfers the contents of key-on wakeup control register K0 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K1.
_	_	Transfers the contents of key-on wakeup control register K1 to register A.
_	_	Transfers the contents of register A to key-on wakeup control register K2.
_	_	Transfers the contents of key-on wakeup control register K2 to register A.
_	_	Transfers the contents of register A to pull-up control register PU0.
_	_	Transfers the contents of register A to pull-up control register PU1.
_	_	Transfers the contents of register A to pull-up control register PU2.



	INE INS				.,,								''					
Parameter						In	stru	ction	cod	e					er of	er of es	Function	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		ade otat	cimal	Number o	Number of cycles	Function	
	TABAD	1	0	0	1	1	1	1	0	0	1	2	7	9	1		In A/D conversion mode (Q13 = 0), (B) \leftarrow (AD9-AD6) (A) \leftarrow (AD5-AD2) In comparator mode (Q13 = 1), (B) \leftarrow (AD7-AD4) (A) \leftarrow (AD3-AD0)	
tion	TALA	1	0	0	1	0	0	1	0	0	1	2	4	9	1	1	$(A3, A2) \leftarrow (AD1, AD0)$ $(A1, A0) \leftarrow 0$	
A/D conversion operation	TADAB	1	0	0	0	1	1	1	0	0	1	2	3	9	1	1	$(AD7-AD4) \leftarrow (B)$ $(AD3-AD0) \leftarrow (A)$	
conve	TAQ1	1	0	0	1	0	0	0	1	0	0	2	4	4	1	1	(A) ← (Q1)	
A/D	TQ1A	1	0	0	0	0	0	0	1	0	0	2	0	4	1	1	(Q1) ← (A)	
	ADST	1	0	1	0	0	1	1	1	1	1	2	9	F	1		(ADF) ← 0 Q13 = 0: A/D conversion starting Q13 = 1: Comparator operation starting	
	SNZAD	1	0	1	0	0	0	0	1	1	1	2	8	7	1	1	V22 = 0: (ADF) = 1 ? After skipping, (ADF) \leftarrow 0 V22 = 1: SNZAD = NOP	
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1	
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	RAM back-up	
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF2 instruction valid	
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?	
tion	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled	
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1		(WDF1) = 1 ?, after skipping, (WDF1) ← 0	
	СМСК	1	0	1	0	0	1	1	0	1	0	2	9	Α	1	1	Ceramic resonator selected	
	CRCK	1	0	1	0	0	1	1	0	1	1	2	9	В	1	1	RC oscillation selected	
	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	(A) ← (MR)	
	TMRA	1	0	0	0	0	1	0	1	1	0			6	1		(MR) ← (A)	

Skip condition	Carry flag CY	Datailed description
-	_	In the A/D conversion mode (Q13 = 0), transfers the high-order 4 bits (AD9–AD6) of register AD to register B, and the middle-order 4 bits (AD5–AD2) of register AD to register A. In the comparator mode (Q13 = 1), transfers the high-order 4 bits (AD7–AD4) of comparator register to register B, and the low-order 4 bits (AD3–AD0) of comparator register to register A. (Q13: bit 3 of A/D control register Q1)
-	_	Transfers the low-order 2 bits (AD1, AD0) of register AD to the high-order 2 bits (AD3, AD2) of register A.
-	_	In the A/D conversion mode (Q13 = 0), this instruction is equivalent to the NOP instruction. In the comparator mode (Q13 = 1), transfers the contents of register B to the high-order 4 bits (AD7–AD4) of comparator register, and the contents of register A to the low-order 4 bits (AD3–AD0) of comparator register. (Q13 = bit 3 of A/D control register Q1)
_	_	Transfers the contents of A/D control register Q1 to register A.
-	_	Transfers the contents of register A to A/D control register Q1.
-	_	Clears (0) to A/D conversion completion flag ADF, and the A/D conversion at the A/D conversion mode (Q13 = 0) or the comparator operation at the comparator mode (Q13 = 1) is started. (Q13 = bit 3 of A/D control register Q1)
V22 = 0: (ADF) = 1	_	When V22 = 0 : Skips the next instruction when A/D conversion completion flag ADF is "1." After skipping, clears (0) to the ADF flag. When the ADF flag is "0," executes the next instruction. When V22 = 1 : This instruction is equivalent to the NOP instruction. (V22: bit 2 of interrupt control register V2)
-	_	No operation; Adds 1 to program counter value, and others remain unchanged.
-	_	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction. Operations of all functions are stopped.
-	_	Makes the immediate after POF2 instruction valid by executing the EPOF instruction.
(P) = 1	_	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0."
_	_	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
(WDF1) = 1	_	Skips the next instruction when watchdog timer flag WDF1 is "1." After skipping, clears (0) to the WDF1 flag. When the WDF1 flag is "0," executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	_	Selects the ceramic resonance circuit and stops the on-chip oscillator.
_	-	Selects the RC oscillation circuit and stops the on-chip oscillator.
_	_	Transfers the contents of clock control register MR to register A.
_	_	Transfers the contents of register A to clock control register MR.



INSTRUCTION CODE TABLE

RUC	HON	COL	<u> </u>	IDLE														
D9-D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 010111	
Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0	NOP	BLA	SZB 0	BMLA	-	TASP	A 0	LA 0	TABP 0	TABP 16*	-	ı	BML	BML*	BL	BL*	ВМ	В
1	-	CLD	SZB 1	-	_	TAD	A 1	LA 1	TABP 1	TABP 17*	-	_	BML	BML*	BL	BL*	ВМ	В
2	-	-	SZB 2	-	_	TAX	A 2	LA 2	TABP 2	TABP 18*	-	_	BML	BML*	BL	BL*	ВМ	В
3	SNZP	INY	SZB 3	-	_	TAZ	A 3	LA 3	TABP 3	TABP 19*	-	_	BML	BML*	BL	BL*	ВМ	В
4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20*	-	_	BML	BML*	BL	BL*	ВМ	В
5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21*	-	_	BML	BML*	BL	BL*	ВМ	В
6	RC	_	SEAM	_	RTI	_	A 6	LA 6	TABP 6	TABP 22*	-	_	BML	BML*	BL	BL*	ВМ	В
7	sc	DEY	_	-	_	_	A 7	LA 7	TABP 7	TABP 23*	-	_	BML	BML*	BL	BL*	ВМ	В
8	POF2	AND	_	SNZ0	LZ 0	-	A 8	LA 8	TABP 8	TABP 24*	-	_	BML	BML*	BL	BL*	ВМ	В
9	_	OR	TDA	-	LZ 1	-	A 9	LA 9	TABP 9	TABP 25*	-	_	BML	BML*	BL	BL*	вм	В
Α	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10	TABP 26*	-	_	BML	BML*	BL	BL*	ВМ	В
В	AMC	_	_	-	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27*	-	_	BML	BML*	BL	BL*	ВМ	В
С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28*	-	_	BML	BML*	BL	BL*	ВМ	В
D	_	RAR	_	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29*	_	_	BML	BML*	BL	BL*	ВМ	В
Е	ТВА	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30*	_	-	BML	BML*	BL	BL*	вм	В
F	_	TAY	szc	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31*	_	-	BML	BML*	BL	BL*	вм	В
	D9-D4 Hex. notation 0 1 2 3 4 5 6 7 8 9 A B C D	D9—D4 000000 Hex.	D9—D4 000000 000001 O NOP BLA 1 — CLD 2 — — 3 SNZP INY 4 DI RD 5 EI SD 6 RC — 7 SC DEY 8 POF2 AND 9 — OR A AM TEAB B AMC — C TYA CMA D — RAR E TBA TAB	D9—D4 000000 000001 00001 Hex. notation 00 01 02 0 NOP BLA SZB 0 1 — CLD SZB 1 2 — — SZB 2 3 SNZP INY SZB 3 4 DI RD SZD 5 EI SD SEAN 6 RC — SEAM 7 SC DEY — 8 POF2 AND — 9 — OR TDA A AM TEAB TABE B AMC — — C TYA CMA — D — RAR — E TBA TAB —	Hex. notation O0 O1 O2 O3 O3 O	Dep	Dep	De	D9-D4 000000 00001 000011 000101 000111 000	Nop	Da	Dep-D4 000000 000010 000011 000101 000111 000111 001000 001001 001010 0	Dep-Da	Dep-D4 000000 000001 000011 000110 000111 000111 001010 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001011 001010 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 001011 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 0010110 001010 001010 001010 0010110 001010 0010110 00101010 001010 001010 001010 001010 001010 001010 001010 001010 001010 00101	Dep-Da 000000 000001 000011 000110 000110 000111 001000 001001 001010 001101 0	Dep-Day Dep-Day Dep-Day	Dep-Day	Dep-Day Dep-Day Dep-Day

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	The second word								
BL	10	0aaa	aaaa							
BML	10	0aaa	aaaa							
BLA	10	0p00	pppp							
BMLA	10	0p00	pppp							
SEA	00	0111	nnnn							
SZD	00	0010	1011							

• * cannot be used in the M34507M2-XXXFP.



INSTRUCTION CODE TABLE (continued)

			-		OLL	1001	tillac	,u,										
	09–D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 111111
D3-D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	-	OP0A	T1AB	_	TAW6	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	_	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	_	-	OP2A	_	_	TAMR	IAP2	_	_	_	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	TW6A	ОРЗА	_	_	TAI1	IAP3	_	_	_	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	TQ1A	TK1A	_	_	TAQ1	_	-	_	_	_	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	_	TK2A	_	_	_	_	_	_	_	_	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	_	TMRA	_	-	_	TAK0	-	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	-	TI1A	_	-	-	_	ı	_	SNZAD	_	_	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	_	_	_	_	_	_	_	_	_	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	_	-	_	TADAB	TALA	TAK1	-	TABAD	SNZCP	_	_	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	_	_	_	_	_	TAK2	-	_	_	смск	_	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	_	TK0A	_	-	TAW1	_	-	_	_	CRCK	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	_	_	_	_	TAW2	_	-	_	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	_	-	TPU0A	_	_	_	_	_	SCP	_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	_	_	_	_	_	_	_	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	ОКА	TPU2A	TR1AB	_	_	IAK	_	_	ADST	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the low-order 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "–."

The codes for the second word of a two-word instruction are described below.

	The	secon	d word
BL	10	0aaa	aaaa
BML	10	0aaa	aaaa
BLA	10	0p00	pppp
BMLA	10	0p00	pppp
SEA	00	0111	nnnn
SZD	00	0010	1011



Electrical characteristics

Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage P0, P1, P2, P3, D0, D1, D2/C, D3/K, D4, D5, RESET, XIN		-0.3 to VDD+0.3	V
VI	Input voltage Aino-Ains		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, P3, D0, D1, D2/C, D3/K, D4, D5, RESET	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage Xout		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C




Recommended operating conditions 1

(Ta = -20 °C to 85 °C, VDD = 2.0 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Condition	ne		Limits		Unit
Syllibol				Min.	Тур.	Max.	
VDD	Supply voltage	High-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.7		5.5	V
	(with a ceramic resonator)	Middle-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.0		5.5	
		Low-speed mode					
		Default mode					
VDD	Supply voltage	High-speed mode	$f(XIN) \le 4.4 \text{ MHz}$	2.7		5.5	V
	(with RC oscillation)	Middle-speed mode					
		Low-speed mode					
		Default mode					
VRAM	RAM back-up voltage	(at RAM back-up)		1.8			V
Vss	Supply voltage				0		V
ViH	"H" level input voltage	P0, P1, P2, D0-D5, XIN		0.8VDD		VDD	V
VIH	"H" level input voltage	RESET		0.85VDD		VDD	V
ViH	"H" level input voltage	C, K	VDD = 4.0 to 5.5 V	0.5VDD		VDD	V
			VDD = 2.0 to 5.5 V	0.7Vdd		VDD	1
VIH	"H" level input voltage	CNTR, INT		0.85VDD		VDD	V
VIL	"L" level input voltage	P0, P1, P2, D0-D5, XIN		0		0.2VDD	V
VIL	"L" level input voltage	C, K		0		0.16VDD	V
VIL	"L" level input voltage	RESET		0		0.3VDD	V
VIL	"L" level input voltage	CNTR, INT		0		0.15VDD	V
IoL(peak)	"L" level peak output current	P2, P3, RESET	VDD = 5.0 V			10	mA
			VDD = 3.0 V			4.0	1
IoL(peak)	"L" level peak output current	D0, D1	VDD = 5.0 V			40	mA
			VDD = 3.0 V			30	1
IoL(peak)	"L" level peak output current	D2/C, D3/K, D4, D5	VDD = 5.0 V			24	mA
			VDD = 3.0 V			12	1
IoL(peak)	"L" level peak output current	P0, P1	VDD = 5.0 V			24	mA
			VDD = 3.0 V			12	1
loL(avg)	"L" level average output current	P2, P3, RESET (Note)	VDD = 5.0 V			5.0	mA
			VDD = 3.0 V			2.0	1
loL(avg)	"L" level average output current	Do, D1 (Note)	VDD = 5.0 V			30	mA
			VDD = 3.0 V			15	1
loL(avg)	"L" level average output current	D2/C, D3/K, D4, D5 (Note)	VDD = 5.0 V			15	mA
			VDD = 3.0 V			7.0	1
loL(avg)	"L" level average output current	P0, P1 (Note)	VDD = 5.0 V			12	mA
		·	VDD = 3.0 V			6.0	1
ΣloL(avg)	"L" level total average current	P2, P3, D, RESET				80	mA
		P0, P1				80	1

Note : The average output current (IOH, IOL) is the average value during 100 ms.



Recommended operating conditions 2

(Ta = -20 °C to 85 °C, VDD = 2.0 to 5.5 V, unless otherwise noted)

Symbol	Parameter	Con	ditions		Limits		Unit
Оуппоот	i didiletei	Con	iuitions	Min.	Тур.	Max.	Offic
f(XIN)	Oscillation frequency	High-speed mode	VDD = 2.7 V to 5.5 V			4.4	MHz
	(with a ceramic resonator)		VDD = 2.0 V to 5.5 V			2.2	
		Middle-speed mode	VDD = 2.0 V to 5.5 V			4.4	
		Low-speed mode					
		Default mode					
f(XIN)	Oscillation frequency	High-speed mode	VDD = 2.7 V to 5.5 V			4.4	MHz
	(with RC oscillation) (Note)	Middle-speed mode					
		Low-speed mode					
		Default mode					
f(XIN)	Oscillation frequency	High-speed mode	VDD = 2.7 V to 5.5 V			3.2	MHz
,	(with a ceramic resonator selected,		VDD = 2.0 V to 5.5 V			1.6	
	external clock input)	Middle-speed mode	VDD = 2.0 V to 5.5 V			3.2	
		Low-speed mode					
		Default mode					
Δ f(XIN)	Oscillation frequency error	VDD = 5.0 V ±10 %, Ta =	= 25 °C, –20 to 85 °C			±17	%
	(at RC oscillation, error value of						
	exteranal R, C not included)	VDD = 3.0 V ±10 %, Ta =	= 25 °C, -20 to 85 °C			±17	
	Note: use 30 pF capacitor and vary external R						
f(CNTR)	Timer external input frequency	High-speed mode				f(XIN)/6	Hz
		Middle-speed mode				f(XIN)/12	
		Low-speed mode				f(XIN)/24	1
		Default mode				f(XIN)/48	
tw(CNTR)	Timer external input period	High-speed mode		3/f(XIN)			s
	("H" and "L" pulse width)	Middle-speed mode	6/f(XIN)			1	
		Low-speed mode		12/f(XIN)			
		Default mode	24/f(XIN)			1	

Note: The frequency at RC oscillation is affected by a capacitor, a resistor and a microcomputer. So, set the constants within the range of the frequency limits.

Electrical characteristics (Ta = -20 °C to 85 °C, VDD = 2.0 to 5.5 V, unless otherwise noted)

Cumbal		Daramatar	Took			Limits				
Symbol		Parameter	lest	conditions	Min.	Тур.	Max.	Unit		
Vol	"L" level output	voltage	VDD = 5.0 V	IOL = 12 mA			2.0	V		
	P0, P1			IOL = 4.0 mA			0.9			
			VDD = 3.0 V	IOL = 6.0 mA			0.9			
				IOL = 2.0 mA			0.6			
Vol	"L" level output	voltage	VDD = 5.0 V	IOL = 5.0 mA			2.0	V		
	P2, P3, RESET			IOL = 1.0 mA			0.6			
			VDD = 3.0 V	IOL = 2.0 mA			0.9			
Vol	"L" level output	voltage	VDD = 5.0 V	IOL = 30 mA			2.0	V		
	D0, D1			IOL = 10 mA			0.9			
			VDD = 3.0 V	IOL = 15 mA			2.0			
				IOL = 5.0 mA			0.9			
Vol	"L" level output	voltage	VDD = 5.0 V	IOL = 15 mA			2.0	V		
	D2/C, D3/K			IOL = 5.0 mA			0.9			
		VDD = 3.0 V	IOL = 9.0 mA			2.0				
				IOL = 3.0 mA			0.9			
Vol	"L" level output voltage		VDD = 5.0 V	IOL = 15 mA			2.0	V		
	D4, D5			IOL = 5.0 mA			0.9			
			VDD = 3.0 V	IOL = 9.0 mA			2.0			
				IOL = 3.0 mA			0.9			
liн	"H" level input c	urrent	VI = VDD				1.0	μΑ		
	P0, P1, P2, P3,	RESET								
lін	"H" level input c	urrent	VI = VDD				1.0	μΑ		
	Do, D1, D2/C, D	3/K, D4, D5								
liL	"L" level input cu	urrent	VI = 0 V P0, P1, P2 N	lo pull-up	-1.0			μΑ		
	P0, P1, P2, P3									
lıL	"L" level input cu		$VI = 0 V, D_2/C, D_3/K,$	-1.0			μΑ			
	Do, D1, D2/C, D									
IDD	Supply current	at active mode	VDD = 5.0 V	High-speed mode		1.7	5.0	mA		
		(Note 1)	f(XIN) = 4.0 MHz	Middle-speed mode		1.3	3.9			
				Low-speed mode		1.1	3.3			
				Default mode		1.0	3.0			
			VDD = 3.0 V	High-speed mode		0.5	1.5			
			f(XIN) = 2.0 MHz	Middle-speed mode		0.4	1.2			
				Low-speed mode		0.35	1.1			
				Default mode		0.3	0.9			
		at RAM back-up mode	Ta = 25 °C			0.1	1.0	μΑ		
		(POF2 instruction execution)	VDD = 5.0 V				10			
			VDD = 3.0 V				6.0			
Rpu	Pull-up resistor value P0, P1, P2, D2/C, D3/K, RESET Hysteresis INT, CNTR		VI = 0 V	VDD = 5.0 V	30	60	150	kΩ		
				VDD = 3.0 V	50	120	300			
VT+-VT-			VDD = 5.0 V		1	0.25		V		
			VDD = 3.0 V			0.25				
VT+-VT-	Hysteresis RESE	ΞΤ	VDD = 5.0 V			1.2		V		
			VDD = 3.0 V		0.5					
f(RING)		or clock frequency	VDD = 5.0 V	1.0	2.0	3.0	MHz			
	(Note 2)		VDD = 3.0 V	0.5	1.0	1.8				

Notes 1: When the A/D converter is used, the A/D operation current (IADD) is included.

^{2:} When system operates by the on-chip oscillator, the system clock frequency is the on-chip oscillator clock divided by the dividing ratio selected with register MR.

A/D converter recommended operating conditions

(Comparator mode included, Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Co	onditions		Unit		
Syllibol	Farameter		Min.	Тур.	Max.	Oille	
VDD	Supply voltage	Ta = 25 °C	Ta = 25 °C			5.5	V
		Ta = -20 °C to 85 °C		3.0		5.5	
VIA	Analog input voltage			0		VDD+2LSB	V
f(XIN)	Oscillation frequency	VDD = 2.7 V to 5.5 V	High-speed mode	0.1			MHz
			Middle-speed mode	0.2			
			Low-speed mode	0.4			
			Default mode	0.8			

A/D converter characteristcs

(Ta = -20 °C to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits		
Symbol	Parameter			Min.	Тур.	Max.	Unit
-	Resolution					10	bits
_	Linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V				±2.0	LSB
		Ta = -25 °C to 85 °C, VDD = 3.0 V to 5.5 V					
_	Differential non-linearity error	Ta = 25 °C, VDD = 2.7 V to 5.5 V				±0.9	LSB
		Ta = -25 °C to 85 °C, VDD = 3.0 V to 5.5 V					
Vот	Zero transition voltage	VDD = 5.12 V		10	20	30	mV
		VDD = 3.072 V		3	9	15	
VFST	Full-scale transition voltage	VDD = 5.12 V		5115	5125	5135	mV
		VDD = 3.072 V		3063	3069	3075	
IADD	A/D operating current (Note 1)	VDD = 5.0 V			0.3	0.9	mA
		VDD = 3.0 V			0.1	0.3	
TCONV	A/D conversion time	f(XIN) = 4.0 MHz	High-speed mode			46.5	μѕ
			Middle-speed mode			93.0	
			Low-speed mode			186	
			Default mode			372	
_	Comparator resolution					8	bits
_	Comparator error (Note 2)	VDD = 5.12 V				±20	mV
		VDD = 3.072 V				±15	
-	Comparator comparison time	f(XIN) = 4.0 MHz	High-speed mode			6.0	μs
			Middle-speed mode			12	
			Low-speed mode			24	
			Default mode			48	

Notes 1: When the A/D converter is used, the IADD is included to IDD.

2: As for the error from the logic value in the comparator mode, when the contents of the comparator register is n, the logic value of the comparison voltage Vref which is generated by the built-in DA converter can be obtained by the following formula.


Logic value of comparison voltage Vref

$$V_{ref} = \frac{V_{DD}}{256} \times n$$

n = Value of register AD (n = 0 to 255)



Basic timing diagram



BUILT-IN PROM VERSION

In addition to the mask ROM versions, the 4507 Group has the One Time PROM versions whose PROMs can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM versions, but it has PROM mode that enables writing to built-in PROM.

Table 20 shows the product of built-in PROM version. Figure 54 shows the pin configurations of built-in PROM versions.

The One Time PROM version has pin-compatibility with the mask ROM version.

Table 20 Product of built-in PROM version

Part number	PROM size	RAM size	Package	ROM type	
1 art mamber	(X 10 bits)	(X 4 bits)	1 ackage	KOW type	
M34507E4FP	4096 words	256 words	PRSP0024GA-A	One Time PROM [shipped in blank]	

(1) PROM mode

The 4507 Group has a PROM mode in addition to a normal operation mode. It has a function to serially input/output the command codes, addresses, and data required for operation (e.g., read and program) on the built-in PROM using only a few pins. This mode can be selected by setting pins SDA (serial data input/output), SCLK (serial clock input), PGM to "H" after connecting wires as shown in Figure 54 and powering on the VDD pin, and then applying 12 V to the VPP pin.

In the PROM mode, three types of software commands (read, program, and program verify) can be used. Clock-synchronous serial I/O is used, beginning from the LSB (LSB first).

Use the special-perpose serial programmer when performing serial read/program.

As for the serial programmer for the single-chip microcomputer (serial programmer and control software), refer to the "Renesas Microcomputer Development Support Tools" Hompage (http://www.renesas.com/en/tools).

(2) Notes on handling

- ①A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ②For the One Time PROM version shipped in blank, Renesas corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 53 before using is recommended (Products shipped in blank: PROM contents is not written in factory when shipped).




Fig. 53 Flow of writing and test of the product shipped in blank





Fig. 54 Pin configuration of built-in PROM version

Package outline



REVISION DESCRIPTION LIST

4507 GROUP DATA SHEET

Rev. No.		Revision Description	Rev. date
1.0	First Editio	n	000808
1.1	Pages 3, 4	, 22, 38 : Character fonts errors revised	000905
2.0	The 4506/4507 Group data sheet is separated.		
	Page 10: Port block diagram (3); Block diagram of P12/CNTR pin revised.		
	Page 26: Fig. 22 Timers structure; Block diagram of P12/CNTR pin revised.		
	Page 29:	$(\underline{9})$ Precautions \rightarrow $(\underline{8})$ Precautions	
		(8) Timer input/output pin (P12/CNTR pin) added.	
		Fig. 23 added.	
	Page 30:	WATCHDOG TIMER revised all.	
	Page 31:	Fig. $2\underline{4} \rightarrow$ Fig. $2\underline{5}$, Fig. $2\underline{5} \rightarrow$ Fig. $2\underline{6}$	
		Fig. 26 NOP instruction added. POF \rightarrow POF $\underline{2}$	
	Page 38:	Table 14 Port state at reset; D4, D5 added to Function at reset.	
	Page 49:	Fig. 46 POF \rightarrow POF $\underline{2}$	
	Page 61:	BL p, a, BLA p instructions revised.	
	Page 62:	BML p, a, BMLA p instructions revised.	
	Page 77:	TABP p instruction revised.	
	Page 90:	TABP p instruction revised.	
	Page 92:	BL p, a, BLA p, BML p, a, BMLA p instructions revised.	
	Page 100:	BL, BML, BLA, BMLA instructions; The second word revised.	
	Page 101:	BL, BML, BLA, BMLA instructions; The second word revised.	
	Page 102:	ABSOLUTE MAXIMUM RATINGS; VDD -0.3 to $6.\underline{0} \rightarrow -0.3$ to $6.\underline{5}$	
	Page 104:	RECOMMENDED OPERATING CONDITIONS 1;	
		Operating condition map added.	

REVISION DESCRIPTION LIST

4507 GROUP DATA SHEET

Rev. No.		Revision Description	Rev. date
2.0	(continued	<u> </u>	010531
2.0	,	$(\underline{9})$ Precautions \rightarrow $(\underline{8})$ Precautions	010001
	1 ago 20.	(8) Timer input/output pin (P12/CNTR pin) added.	
		Fig. 23 added.	
	Page 30:	WATCHDOG TIMER revised all.	
		Fig. $2\underline{4} \rightarrow$ Fig. $2\underline{5}$, Fig. $2\underline{5} \rightarrow$ Fig. $2\underline{6}$	
		Fig. 26 NOP instruction added	
	Page 38:	Table 14 Port state at reset; D4, D5 added to Function at reset.	
	Page 62:	BL p, a, BLA p instructions revised.	
	Page 63:	BML p, a, BMLA p instructions revised.	
	Page 78:	TABP p instruction revised.	
	Page 92:	TABP p instruction revised.	
	Page 94:	BL p, a, BLA p, BML p, a, BMLA p instructions revised.	
	Page 102:	BL, BML, BLA, BMLA instructions; The second word revised.	
	Page 103:	BL, BML, BLA, BMLA instructions; The second word revised.	
	Page 105:	RECOMMENDED OPERATING CONDITIONS 1;	
		Min. value of VDD and Note 1 revised.	
		Operating condition map added.	
3.0	All pages:	Words standardized: On-chip oscillator, A/D converter	040827
	Page 3:	Power dissipation "Ta=25°C" added.	
	Page 4:	Description of RESET pin revised.	
	Page 6:	CONNECTIONS OF UNUSED PINS: Usage condition of P3 revised.	
	Page 24:	Table 9: Control register of timer 1 and timer 2 revised.	
	Page 25:	Fig.22 : Note 5 added.	
	Page 29:	Some description revised.	
	Page 30:	Fig.25 : "DI" instruction added.	
	Page 31:	Table 11: Revised.	
	Page 39:	Table 15 : Port level and Note 4 revised, Note 5 added.	
	Page 50:	$ @ \ \textbf{Electric Characteristic Differences Between Mask ROM and One Time PROM Version MCU}, \\$	
		②Note on Power Source Voltage added.	
	Page 76:	TABAD : Description revised.	
	Page 99:	TABAD : Description revised.	

REVISION DESCRIPTION LIST

4507 GROUP DATA SHEET

No. Page 1, 3: Package name revised. Page 28: •Timer 1 and timer 2 count start timing and count time when or Page 47: ①Timer 1 and timer 2 count start timing and count time when or P109, 110: Package name revised. P111: Package outline revised.	
Page 28: •Timer 1 and timer 2 count start timing and count time when op Page 47: @Timer 1 and timer 2 count start timing and count time when of P109, 110: Package name revised.	peration starts added.
Page 47: @Timer 1 and timer 2 count start timing and count time when on P109, 110: Package name revised.	
P109, 110: Package name revised.	pperation starts added.
P111: Package outline revised.	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com