

IN-PLUG[®] series: IPS201 Pb-Pll Ctler Vbage-Mde cCetMde

DESCRIPTION

The IN-PLUG[®] IPS201 Integrated Circuit is a loweltage PWM controller that contains all the features needed to implement Push-Pull, Half-Bridge, and Full-Bridge topologies. It is used in sitch mode power supplies to proide pulse indth modulation to a pair of high witage/high current MOSFETs.

It includes an oscillator, error amplifier, current sensing, and a regulated oltage reference output.

It is presented in voltage mode or current mode versions. Both the frequency and the dead time are set by the user by choosing the appropriate eternal RC components.

FEATURES


- Dual output drivers (200mA rating)
- Oscillator set by an R and C
- Adjustable dead time
- Adjustable sitching frequency
- 5V reference
- Optoisolator/feedback input
- Shunt regulator for VCC input
- Overtemperature shutdow
- Voltage Mode (IPS201A) or Current Mode (IPS201B)
- Commercial (0°C to +70°C) or Industrial (-40°C to +85°C) Temperature Range
- Targetted topologies: Center-Tap -Half H-Bridge -Full H-Bridge

APPLICATIONS


- AC/DC powr supplies
- DC/DC powr supplies
- Fluorescent lamp drivr
- Distributed powr systems
- Inerters

REVISION 4

PIN CONFIGURATION: DIP-8 / SOIC-8



FUNCTIONAL BLOCK DIAGRAM




ORDERING INFORMATION

For detailed ordering information, refer to the second-to-last page of this document.

PIN DESCRIPTION

Description
Second FET gate driv
Powr/current input
First FET gate driv
Loøst chip øltage, øltage reference
Reference øltage output
Resistor/capacitor connection for oscillator
Feedback input
Current sense resistor input

SHUNT REGULATOR V-I CURVE




* Note: Do not attempt to force more than 1mA into Vcc pin during start-up.

P**er**Maagemet

IPS201

TYPICAL PUSH-PULL APPLICATION



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATING		
Characteristics	Value	UNITS
IPS 201 Max I _{cc} (shunt regulator)	50	mA
Peak DRV1 and DRV2 current (sink or source)	200	mA
Operating junction temperature	- 40 to 150	
Storage temperature range	- 55 to 150	⊃°C
Lead temperature (3 mm from case for 5 sec.)	260	

PARAMETER	TEST CONDITIONS	PARAMETERS			UNITS
Supply, Bias		MIN.	TYP.	MAX.	
Shunt regulator voltage	ICC = 1 to 30 mA	9.2	9.4	9.7	V
Shunt regulator dynamic resistance	1 to 30 mA	2	3	5	Ω
Shunt regulator max peak repetitive current		-	35	-	mA
Min I _{cc} to ensure operation (internal current)		-	-	200	μΑ
Other pins					
ISNS threshold (note 2)			700		mV
Output impedance of OPTO		-	30	-	ΚΩ
V5V voltage	1mA load	-	5.1	-	v
Max OPTO pin current sourcing			160	-	μΑ
Thermal shutdown trip temperature		-	140	-	°C
Thermal shutdown temperature hysteresis			5		°C

Note1: Tighter tolerance of V5V available upon request.

Note2: All values are @ 25[°]C unless otherwise specified.

Note3: Electrical parameters, although guaranteed, are not all 100% tested in production.

APPLICATION INFORMATION

PIN DESCRIPTIONS

The IPS201 chip is intended to proide feedback control and current limiting on the primaryside of sitching pour supplies.

Powering the chip (Pin 2 – VCC and Pin 4 – GND)

The VCC pin acts like a 9.4 wit gener. The GND pin is the lowst witage the chip sees. It is recommended as good engineering practice to have a decoupling capacitor from VCC-to-GND of at least 10uF. The intended design implementation for powring the chip is to have a resistor from VCC to either the input witage and/or a separate supply This resistor shoul d be sign such that at minimum supply witage (and subtracting 9.5 wits for the VCC witage), there is enough current to operate the chip.

The IPS201 is fabricated in a loweltage IC process. This means that theycan be damaged ith pin ing an IPS201, it is tpical to perform debug ith a laboratorycurrent-limited exernal powr supplyattach set for around 12 wits and 10 milliamps. It is possible to set for (say 20 wits and 10 milliamps, the lab supply to the IPS201, because the VCC witage itil be 20 to the IPS201, because the VCC witage itil be 20 set for current and discharges anyoutput capacitance in the lab supply

DRV1 (Pin 3), DRV2 (Pin 1)

The drivers for the FETs should have a 100 ohm resistor in series it the gate to limit the transient current and protect those pins from ESD and latch-up effects. The drivers are sized such that no additional components should be needed to get acceptable turn-on/turn-off performance driving FETs rated up to 10 amps. The turn-on current for the FET gates comes through the VCC pin, so the user needs to have sufficient decoupling and source current on the VCC pin to adequatelyproide this. To drive larger FETs or to operate at high frequencies, a pair of transistors (NPN/PNP) might need to be added to each gate to proide additional gate current drive (see example show below for more information).

OPTO (Pin 7)

The OPTO pin is a current source. The intended connection for the vltage feedback network is to connect the OPTO pin to the anode of the photodiode in an optoisolator, with the cathode of the photodiode connected to ground. The IPS201 uses vrylittle current to operate, but the user is reminded that the OPTO current being sourced comes through the VCC pin. The pin electricallylooks like a 30k ohm resistor pulling up to an internal 5.1 vlts. The vltage range for affecting the PWM function should be considered to be zero to 4 vlts to go from 0% to near 100% driver on-time (fiear'because the dead time must be subtracted out).

V5V (Pin 5)

The V5V proides a regulated 5.1V oltage source for use bythe oscillator pin. The total load on this pin should not exceed 1.7 milliamps. A small ceramic capacitor to ground, 1uf/10V suggested, should be connected here for decoupling the internal and exernal functions using this oltage source.

RC - (Pin 6)

The internal oscillator has its frequencyset by an etern and by an eternal capacitor from this pin to ground. rise from zro to 5.1 vlts followd by a linear fall heen neither driver output is activ/high. The operation standard UC3842 current-mode-PWM chip. The RC-pin rise time (maxmum output on-time) is the time it takes for the timing capacitor to charge from 0.5 vlts connected to VCC [5.1 vlts]. This time is approximately

Ton = (1.4 * R * C) - 0.7e-6

The RC-pin fall time (output dead time) is the time it takes for the timing capacitor to discharge from 4 volts to 0.5 volts through an internal current sink (of 6 milliamps). This time is approximately

 $Toff = (583 R^*C)/(R-458)$

The oscillator frequency's the invrse of the sum of these twitines,

Freq = 1/(Ton+Toff)

As an example, for a 2k resistor and 3900pF capac itor, Ton = 10.3 microseconds, Toff = 3.0 microseconds, Freq = 75 kiloHertz Note that this 13.3 microseconds is the time from the rising edge of DRV1 to the rising edge of DRV2. The total cycle time from DRV1 rising to DRV1 rising again ill be tive this, or 26.6 microseconds. The user should remember that the charging current comes through the VCC pin to the V5V pin. A low timing resistor value ill increas e the charging current, and this ill increase the necessary current into VCC. The dead time sets the maximum dutycyle available from the chip. Using the above example, the maximum dutycyle is 10.3 usec/13.3 usec = 77%.

ISNS – (Pin 8)

The ISNS pin proides a latched over-c urrent function and access to the ISENSE amplifier. In this contex, fatched'means that the overcurrent is latched on' for the remainder of that cycle of that output phase. The threshold voltage is fixed at 700 millivits. In current mode operation the operating current threshold is veriable, based on the feedback appearing at the OPTO pin. Current mode deices still have the latched overcurrent function, alway at 0.700 volts (referring to the Functional Block Diagram: R1 is about 30k, R2 is about 500k, and R3 is about 100k ohms. The veriab le voltage from the OPTO pin that is diideddow and going to the ICOMP comparator is ther efore going to be between about 0.000 and 0.700 volts, proiding a PWM current threshold.) Referring again to the Functional Block Diagram: for voltage-mode deices, the PWM control comes from the VCOMP comp arator (bile for current mode deices the PWM

ParMaagemeth IPS201

control comes from the ICOMP comparator). Referring to the Typical Push-Pull Application Schematic: in most applications, it is expected that a small RC filter ill need to be put between the current sense resistor and the ISNS pin to reduce false triggerring due to the sensing of the gate-turn on current. When using current mode control, is is manytimes necessary to proide slope compensation. Refer to the example belowfor more information howhis can be done ith an added connection to the ISNS pin.


EXTERNAL COMPONENTS

DRIVE BOOST

For applications it harge, high-gate-capacitance FETs , or for highest efficiency by having the fastest gate turn-on and turn-off, adding a pair of small bipolar transistors to the FET drive is useful. An example of how his can be done is show below

SLOPE COMPENSATION


For current mode applications, it is often necessaryto have slope compensation for stability easons. This can be implemented by adding an NPN transistor plus a resistor to the V5V, RC, and ISNS pins as show below The satwoth on the RC pin is buffered by the transistor to feed a variable, sloping current through the rolloff resistor and the current sense resistor, thereby adding a valtage slope to the signal seen at the ISNS pin. The amount of slope compensation is controlled by the ratio of the added resistor to the rolloff resistor (assuming the current sense resistor is small in comparison to these). The transistor reduces the load on the RC pin, but since some base current is being pulled out, the resistor and capacitor values setting the operating frequency and dead time mayneed a small adjustment to bring the design to the desired operating point. In most applications, there needs to be frequency compensation (R2, C10 below to roll-off the high frequency loop gain, even if the dutycy cle is low nough such that slope compensation isn't necessary



TARGETTED PUSH-PULL CONFIGURATIONS

The most frequently used Push-Pull configurations are showbelow

<u>Center-tapped Configuration</u>: This is the simplest and the cheapest possible Push-Pull configuration thich is especially all suited then the input v ltage does not exceed 250VDC (175VAC). At higher input voltages, this solution ill require MOSF ETs ith high breakdow voltages and therefore becomes less economical and less efficient.



Half H-Bridge Configuration: This solution allow the utilizati on of lowcost 600V Mosfets up to 450V of DC input (320VAC), kich is eryeconomi cal. Also, the transformer is driven by a low Peak-to-Peak eltage kich considerably educes and allow this configuration to achieve a eryhigh efficiency A reminder that simple current mode control ill cause the connection point between the transformer and two bulk caps to creep to either ground or DCIN.





Figure 1C

Full H-Bridge Configuration: This configuration is essentially used in oryhigh poor applications.



ORDERING INFORMATION/PART NUMBERS

Part Number	Temp. Range	Package	Packing	Packing Qty.
IPS201A C-D-G-LF	0℃ to +70℃	DIP	Tube	50
IPS201A I-D-G-LF	-40℃ to +85℃	DIP	Tube	50
IPS201A C-SO-G-LF	0℃ to +70℃	SOIC	Tube	98
IPS201A I-SO-G-LF	-40℃ to +85℃	SOIC	Tube	98
IPS201A C-SO-G-LF-TR	0℃ to +70℃	SOIC	Tape and Reel	2500
IPS201A I-SO-G-LF-TR	-40℃ to +85℃	SOIC	Tape and Reel	2500
IPS201B C-D-G-LF	0℃ to +70℃	DIP	Tube	50
IPS201B I-D-G-LF	-40℃ to +85℃	DIP	Tube	50
IPS201B C-SO-G-LF	0℃ to +70℃	SOIC	Tube	98
IPS201B I-SO-G-LF	-40℃ to +85℃	SOIC	Tube	98
IPS201B C-SO-G-LF-TR	0℃ to +70℃	SOIC	Tape and Reel	2500
IPS201B I-SI-G-LF-TR	-40°C to +85°C	SOIC	Tape and Reel	2500

PACKAGE DIMENSIONS AND MARKING

The IPS201 is available in plastic 8-pin DIP and plastic 8-pin SOIC packages. OnlyROHS-Lead Free is normally offered. Refer to the latest ersion of specification AAPS001 (ASIC Adamtages Package Numbering, Marking, and Outline Standard, available at wasicadamtage.co m) for specific information concerning the package dimensions and package marking.

The following is a brief overview of certain terms and conditions of sale of product. For a full and complete copy of all the General Terms and Conditions of Sale, visit our webpage http://www.asicadvantage.com/terms.htm.

LIMITED WARRANTY

The product is warranted that it will conform to the applicable specifications and be free of defects for one year. Buyer is responsible for selection of, use of and results obtained from use of the product. Buyer indemnifies and holds ASIC Advantage, Inc. harmless for claims arising out of the application of ASIC Advantage, Inc.'s products to Buyer's designs. Applications described herein or in any catalogs, advertisements or other documents are for illustrative purposes only.

CRITICAL APPLICATIONS

Products are not authorized for use in critical applications including aerospace and life support applications. Use of products in these applications is fully at the risk of the Buyer. Critical applications include any system or device whose failure to perform can result in significant injury to the user.

LETHAL VOLTAGES

Lethal voltages could be present in the applications. Please comply with all applicable safety regulations.

INTELLECTUAL PROPERTY RIGHTS AND PROPRIETARY DATA

ASIC Advantage, Inc. retains all intellectual property rights in the products. Sale of products does not confer on Buyer any license to the intellectual property. ASIC Advantage, Inc. reserves the right to make changes without notice to the products at any time. Buyer agrees not to use or disclose ASIC Advantage Inc.'s proprietary information without written consent.

TRADEMARKS AND PATENTS

- IN-PLUG® is a registered trademark of ASIC Advantage, Inc.

- AAIs modified snubber network is patented under the US Patent # 6,233,165. IN-PLUG® Customers are granted a royalty-free licence for its utilization, provision the parts are purchased factory direct or from an authorized agent.

PROTECTION FOR CUSTOM IN-PLUG® SOLUTIONS

When AAI accepts to design and manufacture IN-PLUG® products to Buyer's designs or specifications, buyer has certain obligations to provide defense in a suit or proceeding claiming infringement of a patent, copyright or trademark or for misappropriation of use of any trade secrets or for unfair competition.

COMPLIANCE WITH LAWS

Buyer agrees that at all times it will comply with all applicable federal, state, municipal, and local laws, orders and regulations. Buyer agrees to comply with all applicable restrictions on exports and re-exports including obtaining any required U.S. Government license, authorization, or approval. Buyer shall pay any duties, levies, taxes, brokerage fees, or customs fees imposed on the products.

TITLE AND DELIVERY

All shipments of goods shall be delivered ExWorks, Sunnyvale, CA, U.S.A. Title in the goods shall not pass to Buyer until ASIC Advantage, Inc. has received in full all amounts owed by Buyer.

LATEST DATASHEET UPDATES

For the latest datasheet updates, visit our web page: http://www.in-plug.com/datasheets.htm.

WORLDWIDE REPRESENTATIVES

To access AAIs list of worldwide representatives, visi t our web page http://www.in-plug.com/representatives.htm

COPYRIGHTS

Copyrights and all other proprietary rights in the Content rests with ASIC Advantage Inc. (AAI) or its licensors. All rights in the Content not expressly granted herein are reserved. Except as otherwise provided, the Content published on this document may be reproduced or distributed in unmodified form for personal non-commercial use only. Any other use of the Content, including without limitation distribution, reproduction, modification, display or transmission without the prior written consent of AAI is strictly prohibited. All copyright and other proprietary notices shall be retained on all reproductions.

ASIC Adwage INC . 1290-B Reamwood Ave, Sunnyvale California 94089, USA Tel: (1) 408-541-8686 Fax: (1) 408-541-8675 Websites: http://www.in-plug.com - http://www.asicadvantage.com