FAIRCHILD

SEMICONDUCTOR™

June 1997
Revised April 1999

74VHCT138A
3-to-8 Decoder/Demultiplexer

General Description

The VHCT138A is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

When the device is enabled, 3 Binary Select inputs (A_0, A_1 and A_2) determine which one of the outputs ($\overline{O}_0$–$\overline{O}_7$) will go LOW. When enable input E_3 is held LOW or either $\overline{E}_1$ or $\overline{E}_2$ is held HIGH, decoding function is inhibited and all outputs go HIGH. E_3, $\overline{E}_1$ and $\overline{E}_2$ inputs are provided to ease cascade connection and for use as an address decoder for memory systems. Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the sup-

ply voltage and to the output pins with V_{CC} = 0V. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

Features

■ High Speed: t_{PD} = 7.6 ns (typ) at V_{CC} = 5V

■ Low power dissipation: I_{CC} = 4 µA (max.) at T_A = 25°C

■ Power down protection is provided on all inputs and outputs

■ Pin and function compatible with 74HCT138

Ordering Code:

Order Number	Package Number	Package Description
74VHCT138AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74VHCT138ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT138AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT138AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols

## Connection Diagram

Pin Descriptions

Pin Names	Description
A_0–A_2	Address Inputs
$\overline{E}_1$–$\overline{E}_2$	Enable Inputs
E_3	Enable Input
$\overline{O}_0$–$\overline{O}_7$	Outputs

DS500014.prf

Truth Table

Inputs						Outputs							
$\overline{E}_1$	$\overline{E}_2$	E_3	A_0	A_1	A_2	$\overline{O}_0$	$\overline{O}_1$	$\overline{O}_2$	$\overline{O}_3$	$\overline{O}_4$	$\overline{O}_5$	$\overline{O}_6$	$\overline{O}_7$
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V$_{CC}$)	−0.5V to +7.0V
DC Input Voltage (V$_{IN}$)	−0.5V to +7.0V
DC Output Voltage (V$_{OUT}$)	
(Note 2)	−0.5V to 7.0V
(Note 3)	−0.5V to V$_{CC}$+ 0.5V
Input Diode Current (I$_{IK}$)	−20 mA
Output Diode Current (I$_{OK}$)	
(Note 4)	±20 mA
DC Output Current (I$_{OUT}$)	±25 mA
DC V$_{CC}$/GND Current (I$_{CC}$)	±75 mA
Storage Temperature (T$_{STG}$)	−65°C to +150°C
Lead Temperature (T$_L$)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 5)

Supply Voltage (V$_{CC}$)	4.5V to +5.5V
Input Voltage (V$_{IN}$)	0V to +5.5V
Output Voltage (V$_{OUT}$)	
(Note 3)	0V to V$_{CC}$
(Note 2)	0V to 5.5V
Operating Temperature (T$_{OPR}$)	−40°C to +85°C
Input Rise and Fall Time (t$_r$, t$_f$)	
V$_{CC}$ = 5.0V ± 0.5V	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: V$_{CC}$ = 0V.

Note 3: HIGH or LOW state. I$_{OUT}$ absolute maximum rating must be observed.

Note 4: V$_{OUT}$ <GND, V$_{OUT}$> V$_{CC}$ (Outputs Active).

Note 5: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V$_{CC}$ (V)	T$_A$ = 25°C			T$_A$ = −40°C to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
V$_{IH}$	HIGH Level Input Voltage	4.5 – 5.5	2.0			2.0		V		
V$_{IL}$	LOW Level Input Voltage	4.5 – 5.5			0.8		0.8	V		
V$_{OH}$	HIGH Level	4.5	4.4	4.5		4.4		V	V$_{IN}$ = V$_{IH}$	I$_{OH}$ = −50 µA
	Output Voltage	4.5	3.94			3.80			or V$_{IL}$	I$_{OH}$ = −8 mA
V$_{OL}$	LOW Level	4.5		0.0	0.1		0.1	V	V$_{IN}$ = V$_{IH}$	I$_{OL}$ = 50 µA
	Output Voltage	4.5			0.36		0.44		or V$_{IL}$	I$_{OL}$ = 8 mA
I$_{IN}$	Input Leakage Current	0 – 5.5			±0.1		±1.0	µA	V$_{IN}$ = 5.5V or GND	
I$_{CC}$	Quiescent Supply Current	5.5			4.0		20.0	µA	V$_{IN}$ = V$_{CC}$ or GND	
I$_{CCT}$	Maximum I$_{CC/Input}$	5.5			1.35		1.50	mA	V$_{in}$ = 3.4V other inputs = V$_{CC}$ or GND	
I$_{OFF}$	Output Leakage Current	0			0.5		5.0	µA	V$_{OUT}$ = 5.5V	

AC Electrical Characteristics

| Symbol	Parameter	V$_{CC}$ (V)	T$_A$ = 25°C			T$_A$ = −40°C to +85°C		Units	Conditions
			Min	Typ	Max	Min	Max		
t$_{PLH}$	Propagation Delay	5.0 ± 0.5		7.6	10.4	1.0	12.0	ns	C$_L$ = 15 pF
t$_{PHL}$	A$_n$ to $\overline{O}_n$			8.1	11.4	1.0	13.0		C$_L$ = 50 pF
t$_{PLH}$	Propagation Delay	5.0 ± 0.5		6.6	9.1	1.0	10.5	ns	C$_L$ = 15 pF
t$_{PHL}$	E$_3$ to $\overline{O}_n$			7.1	10.1	1.0	11.5		C$_L$ = 50 pF
t$_{PLH}$	Propagation Delay	5.0 ± 0.5		7.0	9.6	1.0	11.0	ns	C$_L$ = 15 pF
t$_{PHL}$	$\overline{E}_1$ or $\overline{E}_2$ to $\overline{O}_n$			7.5	10.6	1.0	12.0		C$_L$ = 50 pF
C$_{IN}$	Input Capacitance			4	10		10	pF	V$_{CC}$ = Open
C$_{PD}$	Power Dissipation Capacitance			49				pF	(Note 6)

Note 6: C$_{PD}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I$_{CC}$ (opr.) = C$_{PD}$ * V$_{CC}$ * f$_{IN}$ + I$_{CC}$.

Physical Dimensions inches (millimeters) unless otherwise noted

0.386 − 0.394
(9.804 − 10.00)

16 15 14 13 12 11 10 9

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO.1
IDENT

1 2 3 4 5 6 7 8

0.010 MAX
(0.254)

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) ×45°

8° MAX TYP
ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M16A (REV H)

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A

16   9

0.295−0.319
(7.5−8.1)

0.205−0.213
(5.2−5.4)

1   8

0.394−0.402
(10.0−10.2)

(0.71)
(1.8)

0.067−0.083
(1.7−2.1)

0.006−0.010 TYP
(0.15−0.25)

0.006(0.15)

SEATING
PLANE

0.050 TYP
(1.27)

0.000−0.010
(0−0.25)

0°−8° TYP

(0.049 TYP)
(1.25)

0.014−0.020 TYP
(0.35−0.50)

0.016−0.031 TYP
(0.4−0.8)

M16D (REV B)

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS METRIC ONLY

7.72 TYP.
4.16 TYP.

(1.78 TYP)

0.42 TYP

0.65 TYP

LAND PATTERN RECOMMENDATION

5.0 ± 0.1
-A-

16   9

6.4

4.4 ± 0.1
-B-

3.2

1   8

PIN # 1 IDENT.

⌂ 0.2 C B A
ALL LEAD TIPS

GAGE PLANE

0.25

SEATING PLANE

0°-8°   0.6 ± 0.1

DETAIL A
TYPICAL, SCALE: 40X

⌂ 0.1 C
ALL LEAD TIPS

-C-

(0.90)

1.1 MAX TYP

0.65 TYP

0.10 ± 0.05 TYP

0.19 - 0.30 TYP

SEE DETAIL A

0.09-0.20 TYP

⊕ 0.13 Ⓜ A B Ⓢ C Ⓢ

MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.740 – 0.780
(18.80 – 19.81)

0.090
(2.286)

INDEX
AREA

16 15 14 13 12 11 10 9

16 15

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1
IDENT

1 2 3 4 5 6 7 8

OPTION 01

PIN NO. 1
IDENT

1 2

OPTION 02

0.065
(1.651)

0.130 ± 0.005
(3.302 ± 0.127)

0.060
(1.524) TYP

4° TYP
OPTIONAL

0.300 – 0.320
(7.620 – 8.128)

0.145 – 0.200
(3.683 – 5.080)

95° ± 5°

0.008 – 0.016
(0.203 – 0.406) TYP

0.020
(0.508) MIN

90° ± 4° TYP

0.280
(7.112)
MIN

0.125 – 0.150
(3.175 – 3.810)

0.030 ± 0.015
(0.762 ± 0.381)

$\left(0.325 \begin{smallmatrix} +0.040 \\ -0.015 \end{smallmatrix}\right)$

0.014 – 0.023
(0.356 – 0.584)
TYP

0.050 ± 0.010
(1.270 ± 0.254)
TYP

0.100 ± 0.010
(2.540 ± 0.254)
TYP

$\left(8.255 \begin{smallmatrix} +1.016 \\ -0.381 \end{smallmatrix}\right)$

N16E (REV F)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com