# **ACFL-6211U, ACFL-6212U**



Bi-directional High Speed, Low Power Digital Optocoupler with R<sup>2</sup>Coupler<sup>TM</sup> Isolation in a Stretched 12-Pin Surface Mount Plastic Package

## **Data Sheet**

## Description


The ACFL-6211U and ACFL-6212U are dual channel, bi-directional, high speed digital CMOS optocouplers. The stretched SO-12 stretched package outline is designed to be compatible with standard surface mount processes and occupies the same land area as their single channel stretched SO8 package.

This digital optocoupler uses an insulating layer between the light emitting diode and an integrated photo detector to provide electrical insulation between input and output.

Each channel of the digital optocoupler has a CMOS detector IC with an integrated photodiode, a high speed trans-impedance amplifier, and a voltage comparator with an output driver. Each channel is also isolated from the other.

Avago R2Coupler technology provides reinforced insulation and reliability that delivers safe signal isolation critical in high temperature industrial applications.

## **Functional Diagram**



Truth Table									
LED	VO								
ON	LOW								
0FF	HIGH								

NOTE The connection of a 1  $\mu$ F bypass capacitor between pins 1 and 3 and pins 8 and 10 is recommended.

#### **Features**

- Wide temperature range: -40 °C to +125 °C
- 5 V CMOS compatibility
- 40 kV/µs common-mode rejection at V<sub>CM</sub>=1000V (typ)
- Low propagation delay:
  - ACFL-6211U: 25 ns at  $I_F = 10$  mA (typ)
  - ACFL-6212U: 60 ns at  $I_F = 4$  mA (typ)
- Compact, auto-insertable stretched SO12 packages
- Worldwide safety approval:
  - UL 1577 recognized, 5kV<sub>RMS</sub>/1 min.
  - CSA Approved
  - IEC/EN/DIN EN 60747-5-5

# **Applications**

- CANBus and SPI communications interface
- High temperature digital/analog signal isolation
- Power transistor isolation

#### **CAUTION**

It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.

## **Pin Description**

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	$V_{DD1}$	Primary Side Power Supply	7	GND2	Secondary Side Ground
2	V <sub>OUT1</sub>	Output 1	8	GND2	Secondary Side Ground
3	GND1	Primary Side Ground	9	V <sub>OUT2</sub>	Output 2
4	AN2	Anode 2	10	$V_{DD2}$	Secondary Side Power Supply
5	CA2	Cathode 2	11	AN1	Anode 1
6	CA2	Cathode 2	12	CA1	Cathode 1

# **Ordering Information**

Part Number	Option (Ro HS Compliant)	Package	Surface Mount	Tape & Reel	UL 5000 Vrms/ 1 Minute Rating	IEC/EN/DIN EN 60747-5-5	Quantity
ACFL-6211U	-000E	Stretched SO-12	Χ		Х		80 per tube
	-060E		Х		Х	Х	80 per tube
	-500E		Х	Х	Х		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel
ACFL-6212U	-000E	Stretched SO-12	Х		Х		80 per tube
	-060E		Х		Х	Х	80 per tube
	-500E		Х	Х	Х		1000 per reel
	-560E		Х	Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.


### Example 1:

ACFL-6212U-560E to order product of SSO-12 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

# **Package Outline Drawing**

#### 12-Lead Surface Mount



Dimensions in inches (millimeters)

Lead coplanarity = 0.004 inches (0.1 mm)

### **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision).

**NOTE** Non-halide flux should be used.

# **Regulatory Information**

The ACFL-6211U and ACFL-6212U are approved by the following organizations:

UL	UL 1577, component recognition program up to VISO = 5kVRMS					
CSA Approved under CSA Component Acceptance Notice #5						
IEC/EN/DIN EN 60747-5-5	Approved under IEC/EN/DIN EN 60747-5-5					

# **Insulation and Safety Related Specifications**

Parameter	Symbol	ACFL-6211U / ACFL-6212U	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.5	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group (DIN VDE0109)		Illa		Material Group (DIN VDE 0109)

# IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristic (Option 060E and 560E)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 600 V rms		I-III	
for rated mains voltage < 1000 V rms		I-III	
Climatic Classification		40/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1140	$V_{PEAK}$
Input to Output Test Voltage, Method b	$V_{PR}$	2137	$V_{PEAK}$
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a	$V_{PR}$	1824	$V_{PEAK}$
$V_{IORM} \times 1.6 = V_{PR}$ , Type and sample test, $t_m = 10$ sec, Partial Discharge $< 5$ pC			
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>ini</sub> = 60 sec)	V <sub>IOTM</sub>	6000	V <sub>PEAK</sub>
Safety Limiting Values (Maximum values allowed in the event of a failure)			
Case Temperature	$T_S$	175	°C
Input Current	I <sub>S,INPUT</sub>	230	mA
Output Power	P <sub>S,OUTPUT</sub>	600	mW
Insulation Resistance at T <sub>S</sub> , VIO = 500 V	RS	10 <sup>9</sup>	Ω

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Condition				
Storage Temperature	T <sub>S</sub>	-55	+150	°C					
Ambient Operating Temperature	T <sub>A</sub>	-40	+125	°C					
Junction Temperature	T <sub>J</sub>		+150	°C					
Supply Voltages	V <sub>DD</sub>	0	6.5	V					
Output Voltage	V <sub>O</sub>	-0.5	V <sub>DD</sub> +0.5	V					
Average Forward Input Current	I <sub>F</sub>	-	20.0	mA					
Peak Transient Input Current (I <sub>F</sub> at 1 μs pulse width, <10% duty cycle)	I <sub>F(TRAN)</sub>		1 80	A mA	≤1 µs Pulse Width, 300pps ≤1 µs Pulse Width, <10% Duty Cycle				
Reverse Input Voltage	V <sub>r</sub>	-	5	V					
Input Power Dissipation	P <sub>I</sub>		40	mW					
Average Output Current	lo		10	mA					
Output Power Dissipation	Po		30	mW					
Lead Solder Temperature	260 °C for 10	260 °C for 10 sec., 1.6 mm below seating plane							
Solder Reflow Temperature Profile	See Solder Re	See Solder Reflow Temperature Profile section							

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Supply Voltage	$V_{DD}$	3.0	5.5	V	
Operating Temperature	T <sub>A</sub>	-40	125	°C	
Forward Input Current	I <sub>F(ON)</sub>	4.0	15	mA	
Forward Off State Voltage	$V_{F(OFF)}$		0.8	V	
Input Threshold Current	I <sub>TH</sub>		3.5	mA	

## **Electrical Specifications**

Over recommended operating conditions. All typical specifications are at  $T_A=25$  °C,  $V_{DD}=5V$ .

Parameter	Symbol	Min.	Тур.	Max	Units	Test Conditions	Fig
LED Forward Voltage	V <sub>F</sub>	1.45	1.5	1.75	V	$I_F = 10 \text{ mA}, T_A = 25 \text{ °C}$	
		1.25	1.5	1.85	V	I <sub>F</sub> = 10 mA	
VF Temperature Coefficient			-1.5		mV/°C		
Input Threshold Current	I <sub>TH</sub>		1.3	3.5	mA		2
Input Capacitance	C <sub>IN</sub>		90		pF		
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5.0			V	$I_R = 10 \mu A$	
Logic High Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> – 0.6			V	$I_{OH} = -3.2 \text{ mA}$	4
Logic Low Output Voltage	V <sub>OL</sub>			0.6	V	I <sub>OL</sub> = 4 mA	3
Logic Low Output Supply Current (per channel)	I <sub>DDL</sub>		0.9	1.5	mA		
Logic High Output Supply Current (per channel)	I <sub>DDH</sub>		0.9	1.5	mA		

### **ACFL-6211U High Speed Mode Switching Specifications**

Over recommended operating conditions:  $T_A = -40 \,^{\circ}\text{C}$  to  $+125 \,^{\circ}\text{C}$ ,  $4.5 \,^{\circ}\text{V} \leq V_{DD} \leq .5.5 \,^{\circ}\text{V}$ . All typical specifications are at  $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{DD} = 5\text{V}$ .

Parameter	Symbol	Min.	Тур,	Max.	Units	Test Conditions	Fig	Note
Propagation Delay Time to Logic Low Output	t <sub>PHL</sub>		25	35	ns	$V_{in} = 4.5V - 5.5V$ , $R_{in} = 390\Omega \pm 5\%$ ,	5, 9, 11	a,b,c
Propagation Delay Time to Logic High Output	t <sub>PLH</sub>		25	35	ns	C <sub>in</sub> = 100pF, CL = 15pF		
Pulse Width Distortion	PWD		0	12	ns	Output low threshold = 0.8V Output high threshold = 80% of Vdd		
Propagation Delay Skew	t <sub>PSK</sub>			15	ns			
Output Rise Time (10% – 90%)	t <sub>R</sub>		10		ns			
Output Fall Time (90% –10%)	t <sub>F</sub>		10		ns			
Common Mode Transient Immunity at Logic High Output	CM <sub>H</sub>	15	25		kV/μs	$V_{in} = 0V$ , $R_{in} = 390\Omega \pm 5\%$ , $C_{in} = 100pF$ , $V_{cm} = 1000V$ , $T_A = 25^{\circ}C$		d
Common Mode Transient Immunity at Logic Low Output	CM <sub>L</sub>	15	25		kV/μs	$V_{in} = 4.5V - 5.5V$ , $R_{in} = 390\Omega \pm 5\%$ , $C_{in} = 100pF$ , $V_{cm} = 1000V$ , $T_{A} = 25$ °C		е

- a.  $t_{PHL}$  propagation delay is measured from the 50% ( $V_{IN}$  or  $I_F$ ) on the rising edge of the input pulse to the 0.8V of  $V_{DD}$  of the falling edge of the  $V_O$  signal.  $t_{PLH}$  propagation delay is measured from the 50% ( $V_{IN}$  or  $I_F$ ) on the falling edge of the input pulse to the 80% level of the rising edge of the  $V_O$  signal.
- b. PWD is defined as  $|t_{PHL} t_{PLH}|$ .
- c. t<sub>PSK</sub> is equal to the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.
- d. CM<sub>H</sub> is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
- e. CM<sub>L</sub> is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.

# **ACFL-6212U Low Power Mode Switching Specifications**

Over recommended operating conditions:  $T_A = -40 \,^{\circ}\text{C}$  to  $+125 \,^{\circ}\text{C}$ ,  $3.0 \, \text{V} \le V_{DD} \le 5.5 \, \text{V}$ . All typical specifications at 25  $\,^{\circ}\text{C}$  and  $V_{DD} = 5 \,^{\circ}\text{C}$ .

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig	Note
Propagation Delay Time to Logic Low Output	t <sub>PHL</sub>		60	100	ns	IF = 4mA, CL= 15pF	7, 12	a, b, c
Propagation Delay Time to Logic High Output	t <sub>PLH</sub>		35	100	ns			
Pulse Width Distortion	PWD		25	50	ns			
Propagation Delay Skew	t <sub>PSK</sub>			60	ns			
Output Rise Time (10% –90%)	t <sub>R</sub>		10		ns			
Output Fall Time (90% - 10%)	t <sub>F</sub>		10		ns			
Common Mode Transient Immunity at Logic High Output	CM <sub>H</sub>	25	40		kV/μs	Using Avago LED Driving Circuit, $V_{IN}$ = 0 V, R1 = 330 $\Omega$ ± 5%, R2 = 330 $\Omega$ ±5 %, $V_{CM}$ = 1000 V, $T_A$ = 25 °C		d
Common Mode Transient Immunity at Logic Low Output	CM <sub>L</sub>	25	40		kV/μs	Using Avago LED Driving Circuit, $V_{IN}{=}4.5-5.5V,$ $R1=330~\Omega\pm5\%,$ $R2=330~\Omega\pm5\%,$ $V_{CM}=1000V~, T_A=25~^{\circ}C$		е

a.  $t_{PHL}$  propagation delay is measured from the 50% ( $V_{IN}$  or  $I_F$ ) on the rising edge of the input pulse to the 0.8V of  $V_{DD}$  of the falling edge of the  $V_O$  signal.  $t_{PLH}$  propagation delay is measured from the 50% ( $V_{IN}$  or  $I_F$ ) on the falling edge of the input pulse to the 80% level of the rising edge of the  $V_O$  signal.

- b. PWD is defined as  $|t_{PHL} t_{PLH}|$ .
- c. t<sub>PSK</sub> is equal to the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.
- d. CM<sub>H</sub> is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
- e. CM<sub>I</sub> is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.

# **Package Characteristics**

All Typical at  $T_A = 25$  °C.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Notes
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000			Vrms	RH $\leq$ 50%, t = 1 min, T <sub>A</sub> = 25 °C	a, b
Input-Output Resistance	R <sub>I-O</sub>		10 <sup>14</sup>		Ω	$V_{I-O} = 500 \text{ V dc}$	a
Input-Output Capacitance	C <sub>I-O</sub>		0.6		pF	f = 1 MHz, T <sub>A</sub> = 25°C	a

a. Device considered a two terminal device: pins 1 to 6 shorted together, and pins 7 to 12 shorted together.

 $b. \quad \text{In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage} > 6000 V_{RMS} \text{ for 1 second.} \\$ 

Figure 1 Typical Diode Input Forward Current Characteristic




Figure 2 Typical Output Voltage vs Input Forward Current




Figure 3 Typical Logic Low Output Voltage vs Logic Low Output Current




Figure 4 Typical Logic High Output Voltage vs Logic High Output Current




Figure 5 ACFL-6211U (High Speed) Typical Propagation Delay vs Temperature, V  $_{IN}\!=\!4.5V,$   $R_{IN}\!=\!390\Omega,$   $C_{IN}\!=\!100pF$ 




Figure 6 ACFL-6211U (High Speed) Typical Propagation Delay vs Input Forward Current,  $V_{IN}$ =4.5V,  $R_{IN}$ =390 $\Omega$ ,  $C_{IN}$ =100pF,  $T_A$ =25 °C




Figure 7 ACFL-6212U (5V) Typical Propagation Delay vs Temperature




Figure 8 ACFL-6212U (5V) Typical Propagation Delay vs Input Forward Current




Figure 9 ACFL-6212U (3V) Typical Propagation Delay vs Temperature




Figure 10 ACFL-6212U (3V) Typical Propagation Delay vs Input Forward Current




Figure 11 Recommended Application Circuit for ACFL-6211U High Speed Performance





Figure 12 Recommended Application Circuit for ACFL-6212U Low Power Performance



#### **Test Circuits**

Figure 13 Test Circuit for  $t_{PHL}$ ,  $t_{PLH}$ ,  $t_{F}$ , and  $t_{R}$ 





Figure 14 Test Circuit for Common Mode Transient Immunity



#### **Thermal Resistance Measurement**

The diagram of ACFL-6211U/6212U for measurement is shown in Figure 15. This is a multi-chip package with four heat sources, the effect of heating of one die due to the adjacent dice are considered by applying the theory of linear superposition. Here, one die is heated first and the temperatures of all the dice are recorded after thermal equilibrium is reached. Then, the 2nd die is heated and all the dice temperatures are recorded and so on until the 4th die is heated. With the known ambient temperature, the die junction temperature and power dissipation, the thermal resistance can be calculated. The thermal resistance calculation can be cast in matrix form. This yields a 4 by 4 matrix for our case of two heat sources.

I	R11	R12	R13	R14		P1		ΔΤ1
	R21	R22	R23	R24		P2		ΔΤ2
	R31	R32	R33	R34	•	Р3	=	ΔΤ3
	R41	R42	R43	R44		P4		∆T4

R<sub>11</sub>: Thermal Resistance of Die1 due to heating of Die1 (°C/W)

R<sub>12</sub>: Thermal Resistance of Die1 due to heating of Die2 (°C/W)

R<sub>13</sub>: Thermal Resistance of Die1 due to heating of Die3 (°C/W)

R<sub>14</sub>: Thermal Resistance of Die1 due to heating of Die4 (°C/W)

 $R_{21}$ : Thermal Resistance of Die2 due to heating of Die1 (°C/W)

R<sub>22</sub>: Thermal Resistance of Die2 due to heating of Die2 (°C/W)

R<sub>23</sub>: Thermal Resistance of Die2 due to heating of Die3 (°C/W)

R<sub>24</sub>: Thermal Resistance of Die2 due to heating of Die4 (°C/W)

R<sub>31</sub>: Thermal Resistance of Die3 due to heating of Die1 (°C/W)

R<sub>32</sub>: Thermal Resistance of Die3 due to heating of Die2 (°C/W)

R<sub>33</sub>: Thermal Resistance of Die3 due to heating of Die3 (°C/W)

R<sub>34</sub>: Thermal Resistance of Die3 due to heating of Die4 (°C/W)

R<sub>41</sub>: Thermal Resistance of Die4 due to heating of Die1 (°C/W)

R<sub>42</sub>: Thermal Resistance of Die4 due to heating of Die2 (°C/W)

R<sub>43</sub>: Thermal Resistance of Die4 due to heating of Die3 (°C/W)

R<sub>44</sub>: Thermal Resistance of Die4 due to heating of Die4 (°C/W)

P<sub>1</sub>: Power dissipation of Die1 (W)

P<sub>2</sub>: Power dissipation of Die2 (W)

P<sub>3</sub>: Power dissipation of Die3 (W)

P<sub>4</sub>: Power dissipation of Die4 (W)

T<sub>1</sub>: Junction temperature of Die1 due to heat from all dice (°C)

T<sub>2</sub>: Junction temperature of Die2 due to heat from all dice (°C)

T<sub>3</sub>: Junction temperature of Die3 due to heat from all dice (°C)

 $T_4$ : Junction temperature of Die4 due to heat from all dice (°C)

Ta: Ambient temperature.

 $\Delta T_1$ : Temperature difference between Die1 junction and ambient (°C)

 $\Delta T_2$ : Temperature deference between Die2 junction and ambient (°C)

 $\Delta T_3$ : Temperature difference between Die3 junction and ambient (°C)

 $\Delta T_4$ : Temperature deference between Die4 junction and ambient (°C)


$$T_1 = (R_{11} \times P_1 + R_{12} \times P_2 + R_{13} \times P_3 + R_{14} \times P_4) + Ta - (1)$$

$$T_2 = (R_{21} \times P_1 + R_{22} \times P_2 + R_{23} \times P_3 + R24 \times P_4) + Ta - (2)$$

$$T_3 = (R_{31} \times P_1 + R_{32} \times P_2 + R_{33} \times P_3 + R34 \times P_4) + Ta - (3)$$

$$T_4 = (R_{41} \times P_1 + R_{42} \times P_2 + R_{43} \times P_3 + R_{44} \times P_4) + Ta - (4)$$

Figure 15 Diagram of ACFL-6211U/6212U for Measurement



#### Measurement data on a low K (conductivity) board:

 $R_{11} = 181 \, ^{\circ}\text{C/W}$ 

 $R_{21} = 103 \, ^{\circ}\text{C/W}$ 

 $R_{31} = 82 \, ^{\circ}\text{C/W}$ 

 $R_{41} = 110 \, ^{\circ}\text{C/W}$ 

 $R_{12} = 91 \, ^{\circ}\text{C/W}$ 

 $R_{22} = 232 \, ^{\circ}\text{C/W}$ 

 $R_{32} = 97 \, ^{\circ}\text{C/W}$ 

 $R_{42} = 86 \, ^{\circ}\text{C/W}$ 

 $R_{13} = 85 \, ^{\circ}\text{C/W}$ 

 $R_{23} = 109 \, ^{\circ}\text{C/W}$ 

 $R_{33} = 180 \, ^{\circ}\text{C/W}$ 

 $R_{43} = 101 \, ^{\circ}\text{C/W}$ 

 $R_{14} = 112 \, ^{\circ}\text{C/W}$ 

 $R_{24} = 91 \text{ °C/W}$  $R_{34} = 91 \text{ °C/W}$ 

 $R_{44} = 277 \text{ °C/W}$ 

#### Measurement data on a high K (conductivity) board:

 $R_{11} = 117 \, ^{\circ}\text{C/W}$ 

 $R_{21} = 37 \, ^{\circ}\text{C/W}$ 

 $R_{31} = 35 \, ^{\circ}\text{C/W}$ 

 $R_{41} = 47 \, ^{\circ}\text{C/W}$ 

 $R_{12} = 42 \, ^{\circ}\text{C/W}$ 

 $R_{22} = 161 \, ^{\circ}\text{C/W}$ 

 $R_{32} = 53^{\circ}C/W$ 

 $R_{42} = 30 \, ^{\circ}\text{C/W}$ 

 $R_{13} = 32 \text{ °C/W}$  $R_{23} = 39 \text{ °C/W}$ 

 $R_{33}^{23} = 114 \, ^{\circ}\text{C/W}$ 

 $R_{43}^{33} = 29 \, ^{\circ}\text{C/W}$ 

 $R_{14} = 60 \, ^{\circ}\text{C/W}$ 

 $R_{24} = 33 \text{ °C/W}$ 

 $R_{34} = 34 \, ^{\circ}\text{C/W}$ 

100°C/M

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago Technologies and the A logo are trademarks of Avago Technologies in the United States and other countries. All other brand and product names may be trademarks of their respective companies.

Data subject to change. Copyright © 2015 Avago Technologies. All Rights Reserved. pub-005390 – December 25, 2015



