




GaNFast™ Power IC





QFN 5 x 6 mm

Simplified schematic

1. Features

GaNFast™ Power IC

- · Monolithically-integrated gate drive
- · Wide logic input range with hysteresis
- 5 V / 15 V input-compatible
- Wide Vcc range (10 to 30 V)
- Programmable turn-on dV/dt
- 200 V/ns dV/dt immunity
- · 800 V Transient Voltage Rating
- 650 V Continuous Voltage Rating
- Low 120 mΩ resistance
- · Zero reverse recovery charge
- ESD Protection 1,000 V (HBM), 1,000 V (CDM)
- · 2 MHz operation

Small, low-profile SMT QFN

- 5 x 6 mm footprint, 0.85 mm profile
- Minimized package inductance

Environmental

· RoHS, Pb-free, REACH-compliant

2. Description

The NV6117 is a GaNFast™ power IC, optimized for high frequency, soft-switching topologies.

Monolithic integration of FET, drive and logic creates an easy-to-use 'digital-in, power-out' high-performance powertrain building block, enabling designers to create the fastest, smallest, most efficient integrated powertrain in the world.


The highest dV/dt immunity, high-speed integrated drive and industry-standard low-profile, low-inductance, 5 x 6 mm SMT QFN package allow designers to exploit Navitas GaN technology with simple, quick, dependable solutions for breakthrough power density and efficiency.


Navitas' GaNFast™ power ICs extend the capabilities of traditional topologies such as flyback, half-bridge, resonant, etc. to MHz+ and enable the commercial introduction of breakthrough designs.

3. Topologies / Applications

- · AC-DC, DC-DC, DC-AC
- · Buck, boost, half bridge, full bridge
- · Active Clamp Flyback, LLC resonant, Class D
- Quasi-Resonant Flyback
- · Mobile fast-chargers, adapters
- Notebook adaptors
- · LED lighting, solar micro-inverters
- TV / monitor, wireless power
- Server, telecom & networking SMPS

4. Typical Application Circuits









5. Table of Contents

1. Features	1
2. Description	1
3. Topologies / Applications	1
4. Typical Application Circuits	1
5. Table of Contents	2
6. Specifications	3
6.1. Absolute Maximum Ratings ⁽¹⁾	3
6.2. Recommended Operating Conditions (3)	3
6.3. ESD Ratings	4
6.4. Thermal Resistance	4
6.5. Electrical Characteristics	5
6.6. Switching Waveforms	6
6.7. Characteristic Graphs	7
7. Internal Schematic, Pin Configurations Functions	
8. Functional Description	11
9.1 Start Un	11

8.2. Normal Operating Mode	12
8.3. Standby Mode	12
8.4. Programmable Turn-on dV/dt Control	12
8.5. Current Sensing	13
8.6. Paralleling Devices	13
8.7. 3.3V PWM Input Circuit	14
8.8. PCB Layout Guidelines	14
8.9. Recommended Component Values	15
8.9.1. Zener Selection	15
8.10. Drain-to-Source Voltage Considerations	16
9. Recommended PCB Land Pattern	17
10. PCB Layout Guidelines	18
11. QFN Package Outline	20
12. Tape and Reel Dimensions	21
13. Ordering Information	22
14. Revision History	22





6. Specifications

6.1. Absolute Maximum Ratings(1)

(with respect to Source (pad) unless noted)

SYMBOL	PARAMETER	MAX	UNITS
V _{DS} (TRAN)	Transient Drain-to-Source Voltage (2)	800	V
V _{DS} (CONT)	Continuous Drain-to-Source Voltage	-7 to +650	V
V _{cc}	Supply Voltage	30	V
V _{PWM}	PWM Input Pin Voltage	-3 to +30	V
V _{DZ}	V _{DD} Setting Pin Voltage	6.6	V
$V_{_{\mathrm{DD}}}$	Drive Supply Voltage	7.2	V
I _D	Continuous Drain Current (@ T _C = 100℃)	12	А
I _D PULSE	JLSE Pulsed Drain Current (10 µs @ T₁= 25℃)		А
I _D PULSE	I _D PULSE Pulsed Drain Current (10 μs @ T _J = 125°C)		А
dV/dt	Slew Rate on Drain-to-Source	200	V/ns
T	Operating Junction Temperature	-55 to 150	°C
T _{STOR}	Storage Temperature	-55 to 150	°C

⁽¹⁾ Absolute maximum ratings are stress ratings; devices subjected to stresses beyond these ratings may cause permanent damage.

6.2. Recommended Operating Conditions(3)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
$V_{_{\mathrm{DZ}}}$	Drive Supply Set Zener Voltage ⁽⁴⁾	5.8	6.2	6.6	V
V_{DD}	Drive Supply Voltage	5.5		7.0	V
I _{DD_EXT}	I _{DD_EXT} Regulator External Load Current			3.0	mA
R _{DD}	Gate Drive Turn-On Current Set Resistance ⁽⁵⁾		25		Ω
V_{PWM}	PWM Input Pin Voltage		5	Min. of (V _{cc} or 20)	V
V _{cc}	V _{CC} Supply Voltage			24	V
T _C	Operating Case Temperature	-40		125	°C

⁽³⁾ Exposure to conditions beyond maximum recommended operating conditions for extended periods of time may affect device reliability.

Final Datasheet 3 Rev Oct 12, 2020

⁽²⁾ $V_{DS(TRAN)}$ allows surge ratings during non-repetitive events that are <100 us (for example start-up, line interruption) and repetitive events that are < 100 ns (for example repetitive leakage inductance spikes). Refer to Section 8.10 for detailed recommended design guidelines.

⁽⁴⁾ Use of Zener diode other than 6.2 V is not recommended. See Table I for recommended part numbers of 6.2 V Zener diodes.

⁽⁵⁾ R_{DD} resistor $\underline{\textit{must be used}}$. Minimum 10 Ohm to ensure application and device robustness.





6.3. ESD Ratings

SYMBOL	PARAMETER	MAX	UNITS
HBM	Human Body Model (per JS-001-2014)	1,000	V
CDM	Charged Device Model (per JS-002-2014)	1,000	V

6.4. Thermal Resistance

SYMBOL	PARAMETER	TYP	UNITS
R _{eJC} (6)	Junction-to-Case	1.8	°C/W
R _{eJA} (6)	Junction-to-Ambient	50	°C/W

(6) R_e measured on DUT mounted on 1 square inch 2 oz Cu (FR4 PCB)

Final Datasheet 4 Rev Oct 12, 2020





6.5. Electrical Characteristics

Typical conditions: $V_{DS} = 400 \text{ V}$, $V_{CC} = 15 \text{ V}$, $V_{DZ} = 6.2 \text{ V}$, $F_{SW} = 1 \text{ MHz}$, $T_{AMB} = 25 \,^{\circ}\text{C}$, $I_D = 6 \text{ A}$, $R_{DD} = 10 \,\Omega$ (or specified)

CVMDOL	DADAMETED	MAINI	TVD	MAY	LIMITO	CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS		
		V _{cc} Sup	ply Chara	acteristic	s			
I _{QCC}	V _{cc} Quiescent Current		0.85	1.5	mA	$V_{PWM} = 0 V$		
l QCC-SW	V _{CC} Operating Current		2.85		mA	$F_{SW} = 1 \text{ MHz}, V_{DS} = \text{Open}$		
	Low	-Side Lo	gic Input	Characte	ristics			
V _{PWMH}	Input Logic High Threshold (rising edge)			4	V			
V _{PWML}	Input Logic Low Threshold (falling edge)	1			V			
V _{I-HYS}	Input Logic Hysteresis		0.5		V			
T _{on}	Turn-on Propagation Delay		11		ns	Fig.1, Fig.2		
T	Turn-off Propagation Delay		9		ns	Fig.1, Fig.2		
T _R	Drain rise time		6		ns	Fig.1, Fig.2		
T _F	Drain fall time		3		ns	Fig.1, Fig.2		
Switching Characteristics								
F _{sw}	Switching Frequency			2	MHz			
t _{PW}	Pulse width	0.02		1000	μs			
GaN FET Characteristics								
I _{DSS}	Drain-Source Leakage Current		0.3	25	μA	$V_{DS} = 650 \text{ V}, V_{PWM} = 0 \text{ V}$		
I _{DSS}	Drain-Source Leakage Current		10	50	μA	$V_{DS} = 650 \text{ V}, V_{PWM} = 0 \text{ V}, T_{C} = 125 ^{\circ}\text{C}$		
R _{DS(ON)}	Drain-Source Resistance		120	170	mΩ	$V_{PWM} = 6 \text{ V}, I_D = 6 \text{ A}$		
R _{DS(ON)}	Drain-Source Resistance		249		mΩ	V _{PWM} = 6 V, I _D = 6 A, T _C = 125 °C		
V _{SD}	Source-Drain Reverse Voltage		3.2	5	V	$V_{PWM} = 0 \text{ V}, I_{SD} = 6 \text{ A}$		
Q _{oss}	Output Charge		27		nC	$V_{DS} = 400 \text{ V}, V_{PWM} = 0 \text{ V}$		
Q_{RR}	Reverse Recovery Charge		0		nC			
C _{oss}	Output Capacitance		27		pF	$V_{DS} = 400 \text{ V}, V_{PWM} = 0 \text{ V}$		
C _{O(er)} (7)	Effective Output Capacitance, Energy Related		41		pF	V _{DS} = 400 V, V _{PWM} = 0 V		
C _{O(tr)} (8)	Effective Output Capacitance, Time Related		67		pF	V _{DS} = 400 V, V _{PWM} = 0 V		

⁽⁷⁾ $C_{O(er)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 400 V

Final Datasheet 5 Rev Oct 12, 2020

⁽⁸⁾ $C_{\text{O(tr)}}^{\text{O(tr)}}$ is a fixed capacitance that gives the same charging time as $C_{\text{OSS}}^{\text{OSS}}$ while $V_{\text{DS}}^{\text{DS}}$ is rising from 0 to 400 V





6.6. Switching Waveforms

 $(T_C = 25 \, {}^{\circ}C \text{ unless otherwise specified})$




Fig. 1. Inductive switching circuit




Fig. 2. Propagation delay and rise/fall time definitions





6.7. Characteristic Graphs

(GaN FET, $T_C = 25$ °C unless otherwise specified)




Fig. 3. Pulsed Drain current (I_D PULSE) vs. drain-to-source voltage (V_{DS}) at T = 25 °C




Fig. 5. Source-to-drain reverse conduction voltage




Fig. 7. V_{PWMH} and V_{PWML} vs. junction temperature (T_J)




Fig. 4. Pulsed Drain current (I_D PULSE) vs. drain-to-source voltage (V_{DS}) at T = 125 °C




Fig. 6. Drain-to-source leakage current (I_{DSS}) vs. drain-to-source voltage (V_{DS})




Fig. 8. Normalized on-resistance $(R_{DS(ON)})$ vs. junction temperature (T_i)

Final Datasheet 7 Rev Oct 12, 2020





Characteristic Graphs (Cont.)




Fig. 9. Output capacitance (C_{OSS}) vs. drain-to-source voltage (V_{DS})




Fig. 11. Charge stored in output capacitance (Q_{OSS}) vs. drain-to-source voltage (V_{DS})




Fig. 13. V_{CC} quiescent current (I_{QCC}) vs. supply voltage (V_{CC})




Fig. 10. Energy stored in output capacitance (E_{OSS}) vs. drain-to-source voltage (V_{DS})




Fig. 12. V_{CC} operating current (I_{QCC-SW}) vs. operating frequency (F_{SW})




Fig. 14. Propagation delay (T_{ON} and T_{OFF}) vs. junction temperature(T_{I})

Final Datasheet 8 Rev Oct 12, 2020





Characteristic Graphs (Cont.)




Fig. 15. Slew rate (dV/dt) vs. gate drive turn-on current set resistance (R $_{\rm DD}$) at T = 25 °C




Fig. 17. Max. thermal transient impedance ($Z_{\rm thJC}$) vs. pulse width ($t_{\rm p}$)





Fig. 16. Power dissipation (P_{TOT}) vs. case temperature (T_C)


Final Datasheet 9 Rev Oct 12, 2020





7. Internal Schematic, Pin Configurations and Functions





Package Top View

Р	Pin		Description		
Number	Symbol	I/O ⁽¹⁾	Description		
1	V _{cc}	Р	Supply voltage (10V to 24V)		
2	PWM	I	PWM input		
3	V _{DD}	I	Gate drive supply voltage. Gate drive turn-on current set pin (using $R_{\tiny DD}$).		
4	D _z	I	Gate drive supply voltage set pin (6.2 V Zener to GND).		
5,6,7,8	D	Р	Drain of power FET		
PAD	S	O, G	Source of power FET & GaN IC supply ground. Metal pad on bottom of package.		

(1) I = Input, O = Output, P = Power, G = GaN IC Ground

Final Datasheet 10 Rev Oct 12, 2020





8. Functional Description

The following functional description contains additional information regarding the IC operating modes and pin functionality.

8.1. Start Up

When the V $_{CC}$ supply is first applied to the NV6117, care should be taken such that the V $_{DD}$ and D $_{Z}$ pins are up at their correct voltage levels before the PWM input signal starts. The V $_{DD}$ pin ramp up time is determined by the internal regulator current at this pin and the external C $_{VDD}$ capacitor. C $_{VDD}$ time constant should be calculated such that there is sufficient time to charge up the C $_{VDD}$ capacitor to $_{C}$ 0V. In some scenarios, where fast startup is required, an optional diode in parallel with the R $_{DD}$ can be used to ensure the C $_{VDD}$ capacitor is fully charged before the first PWM pulse is applied. Also, since the D $_{Z}$ pin voltage sets the V $_{DD}$ voltage level, the V $_{DD}$ pin will ramp up together with the D $_{Z}$ pin (Fig. 18).

For half-bridge configurations, it is important that the V $_{\rm CC}$ supply, the D $_{\rm Z}$ pin, and the V $_{\rm DD}$ supply of the high-side NV6117 are all charged up to their proper levels before the first high-side PWM pulses start. For LLC applications, a long on-time PWM pulse to the low-side (> 10 μs) is typically provided by the LLC controller to allow the supply pins of the high-side NV6117 to charge up (through the external bootstrap diode) to their correct levels before the first high-side PWM pulses start (Fig. 19).

For active clamp flyback (ACF) applications, the half-bridge must be ready very quickly due to the soft-start mode of the ACF controller. When the first few PWM pulses are generated by the ACF controller, the high-side supply pins of the NV6117 will require a few low-side pulses to charge up (through the external bootstrap diode) before the high-side starts to switch (Fig. 20).




Fig. 18. Quick start-up circuit




Fig. 19. LLC half-bridge start-up timing diagram




Fig. 20. ACF half-bridge start-up timing diagram

Final Datasheet 11 Rev Oct 12, 2020





8.2. Normal Operating Mode

During Normal Operating Mode, all of the internal circuit blocks are active. V_{CC} is operating within the recommended range of 10 V to 24 V, the V_{DD} pin is at the voltage set by the Zener diode at the D_Z pin (6.2 V), and the internal gate drive and power FET are both enabled. The external PWM signal at the PWM pin determines the frequency and duty-cycle of the internal gate of the power FET. As the PWM voltage toggles above and below the rising and falling input thresholds (4 V and 1 V), the internal gate of the power FET toggles on and off between V_{DD} and 0 V (Fig. 21). The drain of the power FET then toggles between the source voltage (typically power ground) and a higher voltage level (650 V max), depending on the external power conversion circuit topology.




Fig. 21. Normal operating mode timing diagram

8.3. Standby Mode

For applications where a low standby power is required, an external series cut-off circuit (Fig. 22) can be used to disconnect V_{CC} of the NV6117 from the main V_{CC} supply of the power supply. This will reduce V_{CC} current consumption when the converter is in burst mode during light-load or open load conditions. The Vcc cut-off circuit consists of a series PMOS FET that is turned on and off with a pull-down NMOS FET. The gate of the NMOS is controlled by an external ENABLE signal that should be provided by the main controller of the power supply. The capacitor value at the Vcc pin should then be selected according to the desired start-up speed of the NV6117 each time the ENABLE signal toggles high. A 22 nF capacitor at V_{CC}, for example, will give a typical start-up time of approximately 2 μ s. An additional 200 k Ω resistor is placed across the PMOS cut-off FET to provide a small V_{CC} voltage level for proper start-up.




Fig. 22. Standby mode Vcc cut-off circuit

8.4. Programmable Turn-on dV/dt Control

During first start-up pulses or during hard-switching conditions, it is desirable to limit the slew rate (dV/dt) of the drain of the power FET during turn-on. This is necessary to reduce EMI or reduce circuit switching noise. To program the turn-on dV/dt rate of the internal power FET, a resistor ($R_{\rm DD}$) is placed in between the $V_{\rm DD}$ capacitor and the $V_{\rm DD}$ pin. This resistor ($R_{\rm DD}$) sets the turn-on current of the internal gate driver and therefore sets the turn-on falling edge dV/dt rate of the drain of the power FET (Fig. 23). A typical turn-on slew-rate change with respect to $R_{\rm DD}$ is shown in Fig. 15.

Minimum 10 Ω R_{DD} is required.




Fig. 23. Turn-on dV/dt slew rate control

Final Datasheet 12 Rev Oct 12, 2020





8.5. Current Sensing

For many applications it is necessary to sense the cycle-by-cycle current flowing through the power FET. To sense the current flowing through the NV6117, a standard current-sensing resistor can be placed in between the source and power ground (Fig. 24). In this configuration, all of the components around the NV6117 (C_{VCC} , C_{VDD} , D_{Z} , etc.) should be grounded with a single connection at the source. Also, an additional RC filter can be inserted between the PWM signal and the PWM pin (100 Ω , 100 pF typical). This filter is necessary to prevent false triggering due to high-frequency voltage spikes occurring at the source node due to external parasitic inductance from the source PCB trace or the current-sensing resistor itself.




Fig. 24. Current sensing circuit

8.6. Paralleling Devices

For some applications it is desirable to parallel ICs in order to reduce conduction losses and temperatures. Two NV6117 ICs can be connected in parallel in a PFC boost application working in boundary-conduction mode (BCM) only. The parallel configuration for two NV6117 ICs is shown in Fig. 25. The paired pins that are connected together include the drain pins (D), the source pins (S), the V_{CC} pins, the PWM pins, and the D_z . A single D_7 diode can be shared by both ICs. The V_{DD} pins are not connected together and require separate V_{DD} supply capacitors (C_{VDD1}, C_{VDD2}) and separate turnon current set resistors (R_{DD1}, R_{DD2}). Each IC should have its own local Vcc supply filter capacitor (C_{VCC1}, C_{VCC2}). The PWM pins can have a single filter resistor $(R_{\mbox{\tiny PWM}})$ but separate filter capacitors $(C_{\mbox{\tiny PWM1}},\ C_{\mbox{\tiny PWM2}})$ should be placed at the PWM pin of each IC. When designing the PCB layout for the two paralleled ICs, the drain and source connections should be made as symmetrical as possible to avoid any parasitic inductance or capacitance mismatch. A proper PCB layout example for paralleling is shown in Section 10.




Fig. 25. Boost schematic using two parallel ICs





8.7. 3.3V PWM Input Circuit

For some applications where a 3.3 V PWM signal is required (DSP, MCU, etc.) an additional buffer can be placed before the PWM input pin (Fig. 26) with the buffer supply voltage connected to the V_{DD} capacitor.




Fig. 26. 3.3 V PWM input buffer circuit

8.8. PCB Layout Guidelines

The design of the PCB layout is critical for good noise immunity, sufficient thermal management, and proper operation of the IC. Typical PCB layout examples for without current sensing resistor, with current sensing resistor, and paralleling, are all shown in Section 10.

The following rules should be followed carefully during the design of the PCB layout:

- Place all IC filter and programming components directly next to the IC. These components include (C_{VCC}, C_{VDD}, R_{PWM}, C_{PWM}, R_{DD} and D_Z).
- 2) Keep ground trace of IC filter and programming components separate from power GND trace. Do not run power GND currents through ground trace of filter components!
- 3) For best thermal management, place thermal vias in the source pad area to conduct the heat out through the bottom of the package and through the PCB board to other layers (see Section 10 for correct layout examples).
- 4) Use large PCB thermal planes (connected with thermal vias to the source pad) and additional PCB layers to reduce IC temperatures as much as possible (see Section 10 for correct layout examples).
- 5) For half-bridge layouts, do not extend copper planes from one IC across the components or pads of the other IC!
- 6) For high density designs, use a 4-layer PCB and 2 oz. copper to route signal connections. This allows layout to maintain large thermal copper planes and reduce power device temperature.

Final Datasheet 14 Rev Oct 12, 2020





8.9. Recommended Component Values

The following table (Table I) shows the recommended component values for the external filter capacitors, Zener diode, and R_{DD} connected to the pins of this GaNFast power IC. These components should be placed as close as possible to the IC. Please see PCB Layout guidelines for more information. The Zener diode at the D_Z pin should be a low-current type with a flat Zener, and the min/max limits must be followed. R_{DD} must be a minimum of 10 Ω to ensure application and device robustness.

SYM	DESCRIPTION	MIN	TYP	MAX	UNITS
C _{vcc}	Maximum V _{cc} supply capacitor		0.1		μF
$C_{_{VDD}}$	V _{DD} supply capacitor		0.01		μF
R _{DD}	Gate drive turn-on current set resistor	10	25		Ω
R _{PWM}	PWM filter resistor		100		Ω
C _{PWM}	PWM filter capacitor		100		pF

Table I. Recommended component values.

8.9.1. Zener Selection

The Zener voltage is a critical parameter that sets the internal reference for gate drive voltage and other circuitry. The Zener diode needs to be selected such that the voltage on the Dz pin is within recommended operating conditions (5.8 V to 6.6 V) across operating temperature (-40°C to 125°C) and bias current (10 μ A to 1 mA). To ensure effective operation, the current vs. voltage characteristics of the Zener diode should be measured down to 10 μ A to ensure flat characteristics across the current operating range (10 μ A to 1 mA). The recommended part numbers meet these requirements (See Table II). If the Zener selected by user does not ensure that the voltage on the Zener pin is always within the recommended operating range, the functionality and reliability of the GaNFast power IC can be impacted.

Only the following Zener diodes are to be used (Table II).

SYM	DESCRIPTION	PART NO.	SUPPLIER	MIN	TYP	MAX	UNITS
		BZT52B6V2 RHG	Taiwan Semiconductor Corporation				
D	V _{DD} set Zener diode (D _z pin)	MM3Z6V2ST1G	ON-Semiconductor	5.8	6.2	6.6	V
Z	DD Z Z Z Z	PDZ6.2B.115	Nexperia (NXP)	0.0	0.2	0.0	V
		PLVA662A.215	Nexperia (NXP)				
		LM3Z6V2T1	Leshan Radio Company				

Table II. Qualified Zener diode components

Final Datasheet 15 Rev Oct 12, 2020





An external resistor (\sim 47 k Ω) between V_{CC} and D_Z can improve Zener voltage stability by adding bias current to the Zener pin to ensure the voltage on the D_Z pin is always within the recommended operating range (Fig. 27). This will add \sim 200 μ A of quiescent current.




Fig. 27. Increasing Zener Bias Current for Stable Zener Voltage

8.10. GaN Power IC Drain-to-Source Voltage Design Considerations

GaN Power ICs have been designed and tested to provide significant design margin to handle transient and continuous voltage conditions that are commonly seen in single-ended topologies, such as quasi-resonant (QR) flyback applications. The different voltage levels and recommended margins in a typical QR flyback can be analyzed using Fig 28. When the device is switched off, the energy stored in the transformer leakage inductance will cause V_{DS} to overshoot to the level of V_{SPIKE}. The clamp circuit should be designed to control the magnitude of V_{SPIKE}. It is recommended to apply an 80% derating from V_{DS (TRAN)} rating (800V) to 650 V max for repetitive V_{DS} spikes under the worst case steady-state operating conditions. After dissipation of the leakage energy, the device V_{DS} will settle to the level of the bus voltage plus the reflected output voltage which is defined in Fig. 28 as V_{PLATEAU}. It is recommended to design the system such that V_{PLATEAU} follows a typical derating of 80% (520V) from V_{DS (CONT)} (650V). Finally, V_{DS (TRAN)} (800V) rating is also provided for events that occur on a non-repetitive basis, such as line surge, lightning strikes, start-up, over-current, short-circuit, load transient, and output voltage transition. 800V V_{DS(TRAN)} ensures excellent device robustness and no-derating is needed for these non-repetitive events, assuming the surge duration is < 100 μs. For half-bridge based topologies, such as LLC, V_{DS} voltage is clamped to the bus voltage. V_{DS} should be designed such that it meets the V_{PLATEAU} derating guideline (520V).





Fig. 28. QR flyback drain-to-source voltage stress diagram

Final Datasheet 16 Rev Oct 12, 2020



9. Recommended PCB Land Pattern




All dimensions are in mm


Final Datasheet 17 Rev Oct 12, 2020






10. PCB Layout Guidelines





With Current Sensing Resistor




Final Datasheet 18 Rev Oct 12, 2020






PCB Layout Guidelines (cont.)





11. QFN Package Outline





		SYMBOL	M	MOM	MAX			SYMBOL	NIM	MOM	MAX
TOTAL THICKNESS		A	0.8	0.85	6.0	CD 017E	×	_	1.95	2.05	2.15
STAND OFF		A1	0	0.035	0.05		>	¥	4.16	4.26	4.36
MOLD THICKNESS		A3	1	0.65	1	LEAD LENGTH		7	0.625	0.675	0.725
L/F THICKNESS		A3		0.203 REF		MERGED LEAD LENGTH		Σ		0.43	
LEAD WIDTH		В	0.4	0.45	0.5	PACKAGE EDGE TOLERANCE	ANCE	aaa		0.1	
3213 7000	×	٥		6 BSC		MOLD FLATNESS		qqq		0.1	
BODT 312E	٨	ш		5 BSC		COPLANARITY		ວວວ		0.08	
LEAD PITCH		Ð		1.27 BSC		LEAD OFFSET		ppp		0.1	
						EXPOSED PAD OFFSET		eee		0.1	





12. Tape and Reel Dimensions





0

 12.00 ± 0.1

 0.30 ± 0.05

 2.0 ± 0.1

 8.00 ± 0.1

 4.0 ± 0.1

 1.20 ± 0.1

 5.50 ± 0.1

 1.75 ± 0.1

min. \$1.50

φ1.55±0.05

 5.30 ± 0.1

6.30 ± 0.1





13. Ordering Information

Part Number	Operating Temperature Grade	Storage Temperature Range	Package	MSL Rating	Packing (Tape & Reel)
NV6117-RA	-40 °C to +125 °C T _{CASE}	-55 °C to +150 °C T _{CASE}	5 x 6 mm QFN	1	1,000 : 7" Reel
NV6117	-40 °C to +125 °C T _{CASE}	-55 °C to +150 °C T _{CASE}	5 x 6 mm QFN	1	5,000 : 13" Reel

14. Revision History

Date	Status	Notes
Aug 13, 2018	Initial Release	First publication
Nov 22, 2019	Revised	Updated MSL rating, added Section 8.10, updated Section 8.3 and figure 22.
Jun 22, 2020	Revised	Updated guidelines in Section 8.1: Fast startup. Updated R _{DD} specification. This datasheet revision applies to product prior to PCN2020-03-30
Sept 8, 2020	Revised	Datasheet updated in alignment with PCN2020-03-30. Product is marked with Lot Code ending in Z for traceability
Oct 12, 2020	Revised	Updated Section 13 Ordering Information

Additional Information

DISCLAIMER Navitas Semiconductor Ltd (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties.

Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems.

Products supplied under Navitas Terms and Conditions

Navitas Semiconductor, Navitas, GaNFast and associated logos are registered trademarks of Navitas.

Copyright ©2020 Navitas Semiconductor Ltd All rights reserved



Navitas Semiconductor Ltd., 22 Fitzwilliam Square South, Saint Peter's, Dublin, D02 FH68, Republic of Ireland Contact info@navitassemi.com

Final Datasheet 22 Rev Oct 12, 2020