P4C147
ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAMS (SCRAMS)

T-46-23-05

FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
  - 10/12/15/20/25 ns (Commercial)
- Low Power Operation (Commercial)
  - 715 mW Active –10/12
  - 550 mW Active –15/20/25
  - 127 mW Standby (TTL Input)
  - 55 mW Standby (CMOS Input)
- Single Power Supply
  - 5V ± 10%
- Separate Input and Output Ports
- Three-State Outputs
- Fully TTL Compatible Inputs and Outputs
- Produced with PACE II Technology™
- Standard Pinout (JEDEC Approved)
  - 18-Pin 300 mil DIP

4

DESCRIPTION

The P4C147 is a 4,096-bit ultra high speed static RAM organized as 4K x 1. The CMOS memories require no clocks or refreshing, and have equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V ± 10% tolerance power supply.

Access times as fast as 10 nanoseconds are available, permitting greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption in both active and standby modes. The P4C147 is a member of a family of PACE RAM™ products offering super fast access times never before available at these complexity levels in TTL-compatible bipolar or CMOS technologies.

The P4C147 is manufactured with PACE II Technology which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picosecond loaded* internal gate delays. PACE II Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, this technology features latch-up protection and single-event-upset protection, and is supported by a Class 1 facility for volume production.

The P4C147 is available in 18-pin 300 mil DIP packages providing excellent board level densities.

*For a fan-in/fan-out of 4 at 85°C junction temperature and 5.0V supply.

FUNCTIONAL BLOCK DIAGRAM



1522 01

PIN CONFIGURATIONS



DIP (P1, D1)
TOP VIEW

1522 02

MAXIMUM RATINGS[1]

T-45-23-05

Symbol	Parameter	Value	Unit
V_{CC}	Power Supply Pin with Respect to GND	–0.5 to +7	V
V_{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	–0.5 to V_{CC} +0.5	V
T_A	Operating Temperature	–55 to +125	°C

1522 Tbl 01

Symbol	Parameter	Value	Unit
T_{BIAS}	Temperature Under Bias	–55 to +125	°C
T_{STG}	Storage Temperature	–65 to +150	°C
P_T	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	50	mA

1522 Tbl 02

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade[2]	Ambient Temperature	GND	V_{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

1522 Tbl 03

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage[2]

Symbol	Parameter	Test Conditions	P4C147		Unit
			Min	Max	
V_{IH}	Input High Voltage		2.2	V_{CC}+0.5	V
V_{IL}	Input Low Voltage		–0.5[3]	0.8	V
V_{HC}	CMOS Input High Voltage		V_{CC}–0.2	V_{CC}+0.5	V
V_{LC}	CMOS Input Low Voltage		–0.5[3]	0.2	V
V_{CD}	Input Clamp Diode Voltage	V_{CC} = Min., I_{IN} = –18 mA		–1.2	V
V_{OL}	Output Low Voltage (TTL Load)	I_{OL} = +8 mA, V_{CC} = Min.		0.4	V
V_{OLC}	Output Low Voltage (CMOS Load)	I_{OLC} = +100 µA, V_{CC} = Min.		0.2	V
V_{OH}	Output High Voltage (TTL Load)	I_{OH} = –4 mA, V_{CC} = Min.	2.4		V
V_{OHC}	Output High Voltage (CMOS Load)	I_{OHC} = –100 µA, V_{CC} = Min.	V_{CC}–0.2		V
I_{LI}	Input Leakage Current	V_{CC} = Max. V_{IN} = GND to V_{CC}	–5	+5	µA
I_{LO}	Output Leakage Current	V_{CC} = Max., $\overline{CE}$ = V_{IH}, V_{OUT} = GND to V_{CC}	–5	+5	µA

1522 Tbl 04

CAPACITANCES[4]

T-45-23-05

(V_{CC} = 5.0V, T_A = 25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V	5	pF

1522 Tbl 05

Symbol	Parameter	Conditions	Typ.	Unit
C_{OUT}	Output Capacitance	V_{OUT} = 0V	7	pF

1522 Tbl 06

Notes:

1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
3. Transient inputs with V_{IL} and I_{IL} not more negative than –3.0V and –100mA, respectively, are permissible for pulse widths up to 20ns.
4. This parameter is sampled and not 100% tested.

POWER DISSIPATION CHARACTERISTICS

Over recommended operating temperature and supply voltage[2]

Symbol	Parameter	Test Conditions	P4C147		Unit
			Min	Max	
I_{CC}	Dynamic Operating Current – 10, 12	V_{CC} = Max., f = Max., Outputs Open	—	130	mA
I_{CC}	Dynamic Operating Current – 15, 20, 25	V_{CC} = Max., f = Max., Outputs Open	—	100	mA
I_{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \geq V_{IH}$, V_{CC} = Max., f = Max., Outputs Open	—	23	mA
I_{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \geq V_{HC}$, V_{CC} = Max., f = 0, Outputs Open, $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$	—	10	mA

n/a = Not Applicable

1522 Tbl 07

4

AC CHARACTERISTICS—READ CYCLE

T-45-23-05

(V_{CC} = 5V ± 10%, All Temperature Ranges)[2]

Sym.	Parameter	-10		-12		-15		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{RC}	Read Cycle Time	10		12		15		20		25		ns
t_{AA}	Address Access Time		10		12		15		20		25	ns
t_{AC}	Chip Enable Access Time		10		12		15		20		25	ns
t_{OH}	Output Hold from Address Change	2		2		2		2		2		ns
t_{LZ}	Chip Enable to Output in Low Z	2		2		2		2		3		ns
t_{HZ}	Chip Disable to Output in High Z		4		5		6		8		10	ns
t_{PU}	Chip Enable to Power Up Time	0		0		0		0		0		ns
t_{PD}	Chip Disable to Power Down Time		10		12		15		20		25	ns

1522 Tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1 [5]



1513 04

TIMING WAVEFORM OF READ CYCLE NO. 2 [6]



1513 05

Notes:

5. $\overline{CE}$ is low and $\overline{WE}$ is high for READ cycle.
6. $\overline{WE}$ is high, and address must be valid prior to or coincident with $\overline{CE}$ transition low.
7. Transition is measured ±200mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.
8. Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE

T-45-23-05

(V_{CC} = 5V ± 10%, All Temperature Ranges)[2]

Sym.	Parameter	-10		-12		-15		-20		-25		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{WC}	Write Cycle Time	10		12		15		20		25		ns
t_{CW}	Chip Enable Time to End of Write	8		10		12		15		20		ns
t_{AW}	Address Valid to End of Write	8		10		12		15		20		ns
t_{AS}	Address Set-up Time	0		0		0		0		0		ns
t_{WP}	Write Pulse Width	8		10		12		14		15		ns
t_{AH}	Address Hold Time from End of Write	0		0		0		0		0		ns
t_{DW}	Data Valid to End of Write	5		6		7		9		12		ns
t_{DH}	Data Hold Time	0		0		0		0		0		ns
t_{WZ}	Write Enable to Output in High Z		5		6		7		9		12	ns
t_{OW}	Output Active from End of Write	0		0		0		0		0		ns

1522 Tbl 11

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{WE}$ CONTROLLED) [9]



1522 06

Notes:

9. $\overline{CE}$ and $\overline{WE}$ must be low for WRITE cycle.
10. If $\overline{CE}$ goes high simultaneously with $\overline{WE}$ high, the output remains in a high impedance state.
11. Write Cycle Time is measured from the last valid address to the first transition address.
12. Transition is measured ±200mV from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.

T-45-23-05

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CE}$ CONTROLLED) [9]



1522 03

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

1522 Tbl 08

TRUTH TABLE

Mode	$\overline{CE}$	$\overline{WE}$	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	D_{OUT}	Active
Write	L	L	High Z	Active

1522 Tbl 09



Figure 1. Output Load



Figure 2. Thevenin Equivalent

* including scope and test fixture.

Note:
Due to the ultra-high speed of the P4C147, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between V_{CC} and ground. To avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166Ω (Thevenin Resistance).

ORDERING INFORMATION

T-45-23-05



ss = Speed (access/cycle time in ns), e.g., 10, 15

p = Package code, i.e., P, D.

t = Temperature range, i.e., C.

1522 06

4

PACKAGE SUFFIX

Package Suffix	Description
P	Plastic DIP, 300 mil wide standard
D	CERDIP, 300 mil wide standard

1522 Tbl 10

TEMPERATURE RANGE SUFFIX

Temperature Range Suffix	Description
C	Commercial Temperature Range, 0°C to +70°C.
M	Military Temperature Range, –55°C to +125°C.
MB	Mil. Temp. with MIL-STD-883D Class B compliance

1522 Tbl 11

SELECTION GUIDE

The P4C147 is available in the following temperature, speed and package options.

Temperature Range	Speed (ns) / Package	10	12	15	20	25
Commercial	Plastic DIP	-10PC	-12PC	-15PC	-20PC	-25PC
	CERDIP	-10DC	-12DC	-15DC	-20DC	-25DC
Military Temp.	CERDIP	N/A	N/A	N/A	N/A	N/A
Military Processed*	CERDIP	N/A	N/A	N/A	N/A	N/A

* Military temperature range with MIL-STD-883 Revision D, Class B processing.
N/A = Not Available

1522 Tbl 12