## 1. DESCRIPTION

The M306VOME-XXXFP and M306V0EEFP are single-chip microcomputers using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100 -pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in OSD display function and data slicer, making them ideal for controlling TV with a closed caption decoder.
The features of the M306V0EEFP are similar to those of the M306VOME-XXXFP except that this chip has a built-in PROM which can be written electrically.

### 1.1 Features

- Memory size
$<$ ROM $>192 \mathrm{~K}$ bytes
<RAM> 5K bytes
<OSD ROM> 44K bytes
<OSD RAM> 1.7 K bytes
- Shortest instruction execution time ...... 100 ns (f(Xin)=10 MHz)
- Power sourse voltage ..........................4.5 V to 5.5V
- Power consumption ............................. 250 mW
- Interrupts ............................................. 20 internal and 3 external interrupt sources, 4 software interrupt sources; 7 levels
- Multifunction 16-bit timer...................... 2 output timers +3 input timers +3 timers
- Serial I/O ................................................... 2 unit

UART/clock synchronous: 1
UART/clock synchronous/simple ${ }^{2}$ ² C-BUS interface ( 2 systems): 1

- DMAC ................................................. 2 channels (trigger: 21 sources)
- A-D converter ....................................... 8 bits $\times 6$ channels
- D-A converter....................................... 8 bits $\times 2$ channels
- Data slicer ............................................ 1 circuit
- HSYNC counter ..................................... 1 circuit (2 systems)
- OSD function ....................................... 1 circuit
- Watchdog timer.................................. 1 circuit
- Programmable I/O ................................ 78 lines
- Memory expansion .............................. Available
- Chip select output ................................ 4 lines
- Clock generating circuit ....................... 3 built-in clock generation circuits


### 1.2 Applications

TV with a closed caption decoder

## MITSUBISHI MICROCOMPUTERS

M306V0ME-XXXFP M306V0EEFP

## -------Table of Contents------

1. DESCRIPTION ..... 1
1.1 Features ..... 1
1.2 Applications ..... 1
1.3 Pin Configuration ..... 3
1.4 Block Diagram ..... 4
1.5 Performance Outline ..... 5
2. OPERATION OF FUNCTIONAL BLOCKS ..... 9
2.1 Memory ..... 9
2.2 Central Processing Unit (CPU) ..... 15
2.3 Reset ..... 18
2.4 Processor Mode ..... 23
2.5 Clock Generating Circuit ..... 36
2.6 Protection ..... 46
2.7 Interrupts ..... 47
2.8 Watchdog Timer ..... 67
2.9 DMAC ..... 69
2.10 Timer ..... 79
2.11 Serial I/O ..... 99
2.12 A-D Converter ..... 133
2.13 D-A Converter ..... 148
2.14 Data Slicer ..... 150
2.15 Hsync Counter ..... 160
2.16 OSD Functions ..... 161
2.16.1 Triple Layer OSD ..... 166
2.16.2 Display Position ..... 168
2.16.3 Dot size ..... 172
2.16.4 Clock for OSD ..... 173
2.16.5 Field Determination Display ..... 174
2.16.6 Memory for OSD ..... 176
2.16.7 Character Color ..... 189
2.16.8 Character Backgroud color ..... 189
2.16.9 OUT1, OUT2 Signals ..... 193
2.16.10 Attribute ..... 194
2.16.11 Automatic Solid Space Function ..... 199
2.16.12 Multiline Display ..... 200
2.16.13 SPRITE OSD Function ..... 201
2.16.14 Window Function ..... 204
2.16.15 Blank Function ..... 205
2.16.16 Raster Coloring Function ..... 208
2.16.17 Scan Mode ..... 210
2.16.18 R, G, B Signal Output Control ..... 210
2.16.19 OSD Reserved Register ..... 210
2.17 Programmable I/O Ports ..... 212
3. USAGE PRECAUTION ..... 225
3.1 Timer A (timer mode) ..... 225
3.2 Timer A (event counter mode) ..... 225
3.3 Timer A (one-shot timer mode) ..... 225
3.4 Timer A (pulse width modulation mode) ..... 225
3.5 Timer B (timer mode, event counter mode) ..... 226
3.6 Timer B (pulse period, pulse width measurement mode) ..... 226
3.7 A-D Converter ..... 226
3.8 Stop Mode and Wait Mode ..... 226
3.9 Interrupts ..... 227
3.10 Built-in PROM version ..... 228
4. ITEMS TO BE SUBMITTED WHEN ORDERING MASKED ROM VERSION ..... 229
5. ELECTRICAL CHARACTERISTICS ..... 230
5.1 Absolute Maximum Ratings ..... 230
5.2 Recommended Operating Conditions ..... 231
5.3 Electrical Characteristics ..... 232
5.4 A-D Conversion Characteristics ..... 233
5.5 D-A Conversion Characteristics ..... 233
5.6 Analog R, G, B Output Characteristics. ..... 233
5.7 Timing Requirements ..... 234
5.8 Switching Characteristics ..... 236
5.9 Measurement Circuit ..... 239
5.10 Timing Diagram ..... 240
6. MASK CONFIRMATION FORM ..... 245
7. MARK SPECIFICATION FORM ..... 249
8.ONE TIME PROM VERSION M306V0EEFP MARKING ... ..... 250
8. PACKAGE OUTLINE ..... 251

### 1.3 Pin Configuration

Figure 1.3.1 shows the pin configuration (top view).


Figure 1.3.1 Pin configuration (top view)

### 1.4 Block Diagram

Figure 1.4.1 is a block diagram.


Figure 1.4.1 Block diagram

### 1.5 Performance Outline

Table 1.5 .1 is a performance outline.
Table 1.5.1 Performance outline

| Item |  | Performance |
| :---: | :---: | :---: |
| Number of basic instructions |  | 91 instructions |
| Shortest instruction execution time |  | $100 \mathrm{~ns}(\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz})$ |
| Memory <br> size | ROM | 192K bytes |
|  | RAM | 5 K bytes |
|  | OSD ROM | 44K bytes |
|  | OSD RAM | 1.7 K bytes |
| 1/O port | P0 to P10 | 8 bits $\times 8,5$ bits $\times 2,4$ bits $\times 1$ |
| Multifunction timer | TA0, TA1, TA2, TA3, TA4 | 16 bits $\times 5$ |
|  | TB0, TB1, TB2 | 16 bits $\times 3$ |
| Serial I/O | UART0 | 1 unit: UART or clock synchronous |
|  | UART2 | 1 unit: UART, clock synchronous or simple R2C-BUS interface |
| A-D converter |  | 8 bits $\times 6$ |
| D-A converter |  | 8 bits $\times 2$ |
| DMAC |  | 2 channels (trigger: 21 sources) |
| OSD function |  | Triple layer, 825 kinds of fonts, 42 character $\times 16$ lines |
| Data slicer |  | 32-bit buffer |
| HSYNC counter |  | 8 bits $\times 2$ channel |
| Watchdog timer |  | 15 bits $\times 1$ (with prescaler) |
| Interrupt |  | 20 internal and 3 external sources, 4 software sources, 7 levels |
| Clock generating circuit |  | 3 built-in clock generation circuits |
| Power source voltage |  | 4.5 V to 5.5 V (f(XIN ) $=10 \mathrm{MHz}$ ) |
| Power consumption |  | 250 mW |
| I/O <br> characteristics | I/O withstand voltage | 5 V |
|  | Output current | 5 mA |
| Memory expansion |  | Available |
| Operating ambient temperature |  | $-10^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Device configuration |  | CMOS high performance silicon gate |
| Package |  | 100-pin plastic molded QFP |

Currently supported products are listed below.

Table 1.5.2 List of supported products

| Type No | ROM capacity | RAM capacity | Package type | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| M306VOME-XXXFP | 192 K bytes | 5 K bytes | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | Mask ROM version |
| M306V0EEFP | 192 K bytes | 5 K bytes | $100 \mathrm{P} 6 \mathrm{~S}-\mathrm{A}$ | One Time PROM version |
| M306V0EEFS | 192 K bytes | 5 K bytes | 100 D 0 | EPROM version |

Note: Since EPROM version is for development support tool (for evaluation), do not use for mass production.

Type No.


Figure 1.5.1 Type No., memory size, and package

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

Table 1.5.3 Pin description (1)

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power supply input |  | Supply 4.5 V to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin. |
| CNVss | CNVss | Input | This pin switches between processor modes. Connect it to the Vss pin when operating in single-chip or memory expansion mode. Connect it to the Vcc pin when in microprocessor mode. |
| RESET | Reset input | Input | A "L" on this input resets the microcomputer. |
| XIN Xout | Clock input Clock output | Input Output | These pins are provided for the main clock generating circuit.Connect a ceramic resonator or crystal between the XIN and the Xout pins. To use an externally derived clock, input it to the XIN pin and leave the Xout pin open. |
| BYTE | External data bus width select input | Input | This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is " H ". This input must be fixed to either " H " or " L ". When operating in single-chip mode,connect this pin to Vss. |
| AVcc | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vcc. |
| AVss | Analog power supply input |  | This pin is a power supply input for the A-D converter. Connect this pin to Vss. |
| P 00 to P07 | I/O port P0 | Input/output | This is an 8 -bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input in single-chip mode, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. In memory expansion and microprocessor modes, the user cannot specify that. |
| Do to D7 |  | Input/output | When set as a separate bus, these pins input and output data (D0-D7). |
| P10 to P17 | I/O port P1 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| D8 to D15 |  | Input/output | When set as a separate bus, these pins input and output data (D8-D15). |
| P20 to P27 | I/O port P2 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| A0 to $\mathrm{A}_{7}$ |  | Output | These pins output 8 low-order address bits ( $\mathrm{A} 0-\mathrm{A} 7$ ). |
| $\begin{aligned} & \text { Ao/Do to } \\ & \text { A7/D7 } \end{aligned}$ |  | Input/output | If the external bus is set as an 8 -bit wide multiplexed bus, these pins input and output data (D0-D7) and output 8 low-order address bits (A0-A7) separated in time by multiplexing. |
| Ao <br> A1/Do to A7/D6 |  | Output Input/output | If the external bus is set as a 16 -bit wide multiplexed bus, these pins input and output data (D0-D6) and output address (A1-A7) separated in time by multiplexing. They also output address (A0). |
| P30 to P37 | I/O port P3 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| A8 to A15 |  | Output | These pins output 8 middle-order address bits (A8-A15). |
| A8/D7, A9 to A15 |  | Input/output Output | If the external bus is set as a 16 -bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9-A15). |
| P40 to P47 | I/O port P4 | Input/output | This is an 8-bit I/O port equivalent to P0. |
| $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$, A16 to A19 |  | Output <br> Output | These pins output $\overline{\mathrm{CS}}-\overline{\mathrm{CS}} 3$ signals and $\mathrm{A} 16-\mathrm{A} 19 . \overline{\mathrm{CSO}}-\overline{\mathrm{CS}} 3$ are chip select signals used to specify an access space. A16-A19 are 4 highorder address bits. |

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

Table 1.5.4 Pin description (continued) (2)

| Pin name | Signal name | I/O type | Function |
| :---: | :---: | :---: | :---: |
| P50 to P57 | I/O port P5 | Input/output | This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software. |
| $\overline{\text { WRL }} / \overline{\mathrm{WR}}$, <br> WRH / BHE, <br> RD, <br> BCLK, <br> HLDA, <br> HOLD, <br> ALE, <br> RDY |  | Output <br> Output <br> Output <br> Output <br> Output <br> Input <br> Output Input | Output $\overline{W R L}, \overline{W R H}(\overline{W R}$ and $\overline{B H E}), \overline{R D}, B C L K, \overline{H L D A}$, and ALE signals. WRL and WRH, and BHE and WR can be switched using software control. <br> $\overline{W R L}, \mathrm{WRH}$, and $\overline{R D}$ selected <br> With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is " $L$ ". Data is read when $\overline{R D}$ is " $L$ ". <br> $\overline{W R}, \overline{B H E}$, and $\overline{R D}$ selected <br> Data is written when $\overline{W R}$ is " $L$ ". Data is read when $\overline{R D}$ is " $L$ ". Odd addresses are accessed when BHE is " L ". Use this mode when using an 8-bit external data bus. <br> While the input level at the HOLD pin is " $L$ ", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is " $L$ ", the microcomputer is in the ready state. |
| P60 to P63, P67 | I/O port P6 | Input/output | This is an 5-bit I/O port equivalent to PO. When set for input in single-chip, microprocessor and memory expansion modes, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. Pins in this port also function as UART0 and UART2 pins as selected by software. |
| P70 to P77 | I/O port P7 | Input/output | This is an 8-bit $\mathrm{I} / \mathrm{O}$ port equivalent to P 6 ( P 70 and P 71 are N -channel open-drain output). Pins in this port also function as timers A2 and A3, UART2, or HSYNC counter I/O pins as selected by software. |
| $\begin{aligned} & \text { P82, P83, } \\ & \text { P86, P87 } \end{aligned}$ | I/O port P8 | Input/output | $\mathrm{P} 82, \mathrm{P} 83, \mathrm{P} 86$ and P 87 are I/O ports with the same functions as P6. Using software, P82 and P83 can be made to function as the I/O pins for the input pins for external interrupts. P86 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case,connect a quartz oscillator between P86 (XcOUT pin) and P87 (XCIN pin). |
| P 90 to P94 | I/O port P9 | Input/output | This is an 5-bit I/O port equivalent to P6. Pins in this port also function as Timer B0 to B2 input pins, or D-A converter output pins. |
| P100 to P107 | I/O port P10 | Input/output | This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins. Furthermore, P100 and P101 also function as input pins for OSD function. |
| R, G, B | OSD output | Output | These are OSD output pins (analog output). |
| OUT1, OUT2 | OSD output | Output | These are OSD output pins (digital output). |
| OSC1 | Clock input for OSD | Input | This is an OSD clock input pin. |
| OSC2 | Clock output for OSD | Output | This is an OSD clock output pin. |
| CVIN | I/O for data | Input | Input composite video signal through a capacitor. |
| VHOLD |  | Input | Connect a capacitor between Vhold and Vss. |
| HLF |  | Input/output | Connect a filter using of a capacitor and a resistor between HLF and Vss. |
| TVSETB | Test input | Input | This is a test input pin. Fix it to "L." |

## 2. OPERATION OF FUNCTIONAL BLOCKS

This microcomputer accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, OSD circuit, data slicer, A-D converter, and I/O ports.
The following explains each unit.

### 2.1 Memory

Figure 2.1.1 is a memory map. The address space extends the 1 M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. There is 192 K bytes of internal ROM from D000016 to FFFFF16. The vector table for fixed interrupts such as the reset mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.
5 K bytes of internal RAM is mapped to the space from 02C0016 to 03FFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.
The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 2.1.2 to 2.1.5 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.
The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.
In memory expansion mode and microprocessor mode, a part of the spaces are reserved and cannot be used. The following spaces cannot be used.

- The space between 0100016 and 02BFF16 (in memory expansion and microprocessor modes)
- The space between B000016 and CFFFF16 (in memory expansion mode)


Figure 2.1.1 Memory map

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.1.2 Location of peripheral unit control registers (1)

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.1.3 Location of peripheral unit control registers (2)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


| 038016 | Count start flag (TABSR) |
| :---: | :---: |
| 038116 | Clock prescaler reset flag (CPSRF) |
| 038216 | One-shot start flag (ONSF) |
| 038316 | Trigger select register (TRGSR) |
| 038416 | Up-down flag (UDF) |
| 038516 |  |
| $038616$ $038716$ | Timer A0 register (TA0) |
| 038816 038916 | Timer A1 register (TA1) |
| 038A16 | Timer A2 register (TA2) |
| 038B16 | Timer A2 register (TA2) |
| 038 C 16 038 D 16 | Timer A3 register (TA3) |
| $038 \mathrm{E}_{16}$ | Timer A4 register (TA4) |
| 038F16 |  |
| 039016 | Timer B0 register (TB0) |
| 039216 |  |
| 039316 | Timer B1 register (TB1) |
| 039416 | Timer B2 register (TB2) |
| 039616 | Timer A0 mode register (TA0MR) |
| 039716 | Timer A1 mode register (TA1MR) |
| 039816 | Timer A2 mode register (TA2MR) |
| 039916 | Timer A3 mode register (TA3MR) |
| 039A16 | Timer A4 mode register (TA4MR) |
| 039B16 | Timer B0 mode register (TB0MR) |
| 039 C 16 | Timer B1 mode register (TB1MR) |
| 039D16 | Timer B2 mode register (TB2MR) |
| $039 \mathrm{E}_{16}$ |  |
| 039F16 |  |
| 03A016 | UART0 transmit/receive mode register (UOMR) |
| 03A1 16 | UART0 bit rate generator (U0BRG) |
| 03A216 | UART0 transmit buffer register (U0TB) |
| 03 A316 |  |
| 03A416 | UART0 transmit/receive control register 0 (U0CO) |
| 03 A 16 | UART0 transmit/receive control register 1 (U0C1) |
| 03A616 | UART0 receive buffer register (U0RB) |
| 03A716 |  |
| 03 A 16 | Reserved register 2 (INVC2) |
| 03A916 |  |
| 03AA16 |  |
| 03AB16 |  |
| 03AC16 |  |
| 03AD16 |  |
| 03AE16 |  |
| 03AF16 |  |
| 03B016 | UART transmit/receive control register 2 (UCON) |
| 03B1 16 |  |
| 03B216 |  |
| 03в316 |  |
| $03 \mathrm{B4} 16$ |  |
| 03B516 |  |
| $03 \mathrm{B616}$ |  |
| $03 \mathrm{B7} 16$ |  |
| 03B816 | DMA0 request cause select register (DMOSL) |
| $03 \mathrm{B916}$ |  |
| 03BA16 | DMA1 request cause select register (DM1SL) |
| $03 \mathrm{BB16}$ |  |
| 03 BC 16 |  |
| 03BD16 |  |
| 03BE16 |  |
| 03BF16 |  |

Figure 2.1.4 Location of peripheral unit control registers (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

|  |  |
| :---: | :---: |
|  | 03 C 116 |
|  | 03C216 |
|  | 03 C 316 |
|  | $03 \mathrm{C4} 1_{6}$ A-D register 0 (ADO) |
|  | 03 C 516 |
|  | $03 \mathrm{C616}$ A-D register 1 (AD1) |
|  | 03 C 716 |
|  | 03 C 816 A-D register 2 (AD2) |
|  | 03 C 916 |
|  | 03CA16 A-D register 3 (AD3) |
|  | 03CB16 |
|  | $0^{3} \mathrm{CC}_{16}$ A-D register 4 (AD4) |
|  | 03CD16 |
|  | 03CE16 A-D register 5 (AD5) |
|  | 03CF16 |
|  | 03D016 |
|  | 03 D 116 |
|  | 03 D 216 |
|  | 03 D 316 |
|  | 03 4 46 A-D control register 2 (ADCON2) |
|  | 03 D 516 |
|  | 03 D 616 A-D control register 0 (ADCONO) |
|  | 03D716 A-D control register 1 (ADCON1) |
|  | 03 D 16 D-A register 0 (DA0) |
|  | $03 \mathrm{D916}$ |
|  | 03DA16 D-A register 1 (DA1) |
|  | 03DB16 |
|  | 03DC16 D-A control register (DACON) |
|  | 03DD16 |
|  | 03DE16 |
|  | 03DF16 |
|  | 03E016 Port P0 register (P0) |
|  | 03 E 116 Port P1 register (P1) |
|  | 03E216 Port P0 direction register (PD0) |
|  | 03E316 Port P1 direction register (PD1) |
|  | $03 \mathrm{E416}$ Port P2 register (P2) |
|  | 03 E 16 Port P3 register (P3) |
|  | $03 \mathrm{E616}$ Port P2 direction register (PD2) |
|  | 03E716 Port P3 direction register (PD3) |
|  | 03 E 816 Port P4 register (P4) |
|  | 03E916 Port P5 register (P5) |
|  | 03EA16 Port P4 direction register (PD4) |
|  | 03EB16 Port P5 direction register (PD5) |
|  | 03EC16 Port P6 register (P6) |
|  | 03ED16 Port P7 register (P7) |
|  | 03EE16 Port P6 direction register (PD6) |
|  | 03EF16 Port P7 direction register (PD7) |
|  | 03F016 Port P8 register (P8) |
|  | 03F116 Port P9 register (P9) |
|  | 03F216 Port P8 direction register (PD8) |
|  | 03F316 Port P9 direction register (PD9) |
|  | 03F416 Port P10 register (P10) |
|  | $03 F 516$ |
|  | $03 F 616$ Port P10 direction register (PD10) |
|  | $03 F 716$ |
|  | 03 F 816 |
|  | $03 \mathrm{F9} 16$ |
|  | 03FA ${ }_{16}$ |
|  | 03 FB 16 |
|  | 03FC16 ${ }_{16}$ Pull-up control register 0 (PUR0) |
|  | 03FD16 Pull-up control register 1 (PUR1) |
|  | 03FE16 Pull-up control register 2 (PUR2) |
|  | 03FF16 Port control register (PCR) |

Figure 2.1.5 Location of peripheral unit control registers (4)

### 2.2 Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 2.2.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.


Figure 2.2.1 Central processing unit register

### 2.2.1 Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.
Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (ROL/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

### 2.2.2 Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.
In some instructions, registers A1 and A0 can be combined for use as a 32 -bit address register (A1A0).

### 2.2.3 Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

### 2.2.4 Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

### 2.2.5 Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

### 2.2.6 Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

### 2.2.7 Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

### 2.2.8 Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 2.2.2 shows the flag register (FLG). The following explains the function of each flag:

## - Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

## - Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.
When this flag is " 1 ", a single-step interrupt is generated after instruction execution. This flag is cleared to " 0 " when the interrupt is acknowledged.

## - Bit 2: Zero flag (Z flag)

This flag is set to " 1 " when an arithmetic operation resulted in 0 ; otherwise, cleared to " 0 ".

- Bit 3: Sign flag (S flag)

This flag is set to " 1 " when an arithmetic operation resulted in a negative value; otherwise, cleared to " 0 ".

## - Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is " 0 "; register bank 1 is selected when this flag is " 1 ".

## - Bit 5: Overflow flag (O flag)

This flag is set to " 1 " when an arithmetic operation resulted in overflow; otherwise, cleared to " 0 ".

- Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.
An interrupt is disabled when this flag is " 0 ", and is enabled when this flag is " 1 ". This flag is cleared to " 0 " when the interrupt is acknowledged.

- Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0" ; user stack pointer (USP) is selected when this flag is " 1 ".
This flag is cleared to " 0 " when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

## - Bits 8 to 11: Reserved area

- Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

- Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.


Figure 2.2.2 Flag register (FLG)

### 2.3 Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.
When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.
Figure 2.3.1 shows the example reset circuit. Figure 2.3.2 shows the reset sequence.


Figure 2.3.1 Example reset circuit

### 2.3.1 Software Reset

Writing " 1 " to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.


Figure 2.3.2 Reset sequence

### 2.3.2 Pin Status When RESET Pin Level is "L"

Table 2.3.1 shows the statuses of the other pins while the RESET pin level is "L". Figures 2.3.3 and 2.3.4 show the internal status of the microcomputer immediately after the reset is cancelled.

Table 2.3.1 Pin status when RESET pin level is " L "

| Pin name | Status |  |  |
| :---: | :---: | :---: | :---: |
|  | CNVss $=$ Vss | CNVss = Vcc |  |
|  |  | BYTE = Vss | BYTE $=\mathrm{Vcc}$ |
| P0 | Input port (floating) | Data input (floating) | Data input (floating) |
| P1 | Input port (floating) | Data input (floating) | Input port (floating) |
| P2, P3, P40 to P43 | Input port (floating) | Address output (undefined) | Address output (undefined) |
| P44 | Input port (floating) | $\overline{\mathrm{CSO}}$ output ("H" level is output) | $\overline{\mathrm{CSO}}$ output ("H" level is output) |
| P45 to P47 | Input port (floating) | Input port (floating) (pull-up resistor is on) | Input port (floating) (pull-up resistor is on) |
| P50 | Input port (floating) | WR output ("H" level is output) | $\overline{\text { WR output ("H" level is output) }}$ |
| P51 | Input port (floating) | BHE output (undefined) | $\overline{\mathrm{BHE}}$ output (undefined) |
| P52 | Input port (floating) | $\overline{\mathrm{RD}}$ output ("H" level is output) | $\overline{\mathrm{RD}}$ output ("H" level is output) |
| P53 | Input port (floating) | BCLK output | BCLK output |
| P54 | Input port (floating) | HLDA output (The output value depends on the input to the HOLD pin) | HLDA output (The output value depends on the input to the HOLD pin) |
| P55 | Input port (floating) | HOLD input (floating) | $\overline{\text { HOLD input (floating) }}$ |
| P56 | Input port (floating) | ALE output ("L" level is output) | ALE output ("L" level is output) |
| P57 | Input port (floating) | $\overline{\mathrm{RDY}}$ input (floating) | $\overline{\text { RDY }}$ input (floating) |
| $\begin{aligned} & \text { P60 to P63, P67, } \\ & \text { P7, P82, P83, } \\ & \text { P86, P87, P9, P10 } \end{aligned}$ | Input port (floating) | Input port (floating) | Input port (floating) |
| R, G, B, OUT1, OUT2 | Output port |  |  |
| CVIN, Vhold, HLF | Input/output port |  |  |
| OSC1 | Input port |  |  |
| OSC2 | Output port |  |  |

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.3.3 Device's internal status after a reset is cleared (1)


Figure 2.3.4 Device's internal status after a reset is cleared (2)

### 2.4 Processor Mode

### 2.4.1 Types of Processor Mode

One of three processor modes can be selected: single-chip mode, memory expansion mode, and microprocessor mode. The functions of some pins, the memory map, and the access space differ according to the selected processor mode.
(1) Single-chip mode

In single-chip mode, only internal memory space (SFR, OSD RAM, internal RAM, and internal ROM) can be accessed. Ports P0 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.
(2) Memory expansion mode

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, OSD RAM, internal RAM, and internal ROM).
In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "2.4.3 Bus Settings" for details.)
(3) Microprocessor mode

In microprocessor mode, the SFR, OSD RAM, internal RAM, and external memory space can be accessed. The internal ROM area cannot be accessed.
In this mode, some of the pins function as the address bus, the data bus, and as control signals. The number of pins assigned to these functions depends on the bus and register settings. (See "2.4.3 Bus Settings" for details.)

### 2.4.2 Setting Processor Modes

The processor mode is set using the CNVss pin and the processor mode bits (bits 1 and 0 at address 000416). Do not set the processor mode bits to "102".

Regardless of the level of the CNVss pin, changing the processor mode bits selects the mode. Therefore, never change the processor mode bits when changing the contents of other bits. Also do not attempt to shift to or from the microprocessor mode within the program stored in the internal ROM area.
(1) Applying VSS to CNVSS pin

The microcomputer begins operation in single-chip mode after being reset. Memory expansion mode is selected by writing "012" to the processor mode is selected bits.
(2) Applying VCC to CNVSS pin

The microcomputer starts to operate in microprocessor mode after being reset.
Figures 2.4.1 and 2.4.2 show the processor mode register 0 and 1 .
Figure 2.4 .3 shows the memory maps applicable for each of the modes.

Processor mode register 0 (Note 1)


Notes 1: Set bit 1 of the protect register (address 000A16) to "1" when writing new values to this register.
2: If the Vcc voltage is applied to the CNVss, the value of this register when reset is 0316 . (PM00 and PM01 both are set to " 1 ".)
3: Valid in microprocessor and memory expansion modes.
4: If the entire space is of multiplexed bus in memory expansion mode, choose an 8bit width.
The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode. The higher-order address becomes a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.

Figure 2.4.1 Processor mode register 0

Processor mode register 1 (Note)


Note: Set bit 1 of the protect register (address 000A16) to " 1 " when writing new values to this register.

Figure 2.4.2 Processor mode register 1


Figure 2.4.3 Memory maps in each processor mode

### 2.4.3 Bus Settings

The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings.
Table 2.4.1 shows the factors used to change the bus settings.
Table 2.4.1 Factors for switching bus settings

| Bus setting | Switching factor |
| :--- | :--- |
| Switching external address bus width | Bit 6 of processor mode register 0 |
| Switching external data bus width | BYTE pin |
| Switching between separate and multiplex bus | Bits 4 and 5 of processor mode register 0 |

## (1) Selecting external address bus width

The address bus width for external output in the 1M bytes of address space can be set to 16 bits ( 64 K bytes address space) or 20 bits ( 1 M bytes address space). When bit 6 of the processor mode register 0 is set to " 1 ", the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P 40 to P 43 can be used as programmable $\mathrm{I} / \mathrm{O}$ ports. When bit 6 of processor mode register 0 is set to " 0 ", the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus.

## (2) Selecting external data bus width

The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is " L ", the bus width is set to 16 bits; when " H ", it is set to 8 bits. (The internal bus width is permanently set to 16 bits.)
While operating, fix the BYTE pin either to " H " or to "L."

## (3) Selecting separate/multiplex bus

The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0 .

## - Separate bus

In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is " H ", the data bus is set to 8 bits and PO functions as the data bus and P 1 as a programmable $\mathrm{I} / \mathrm{O}$ port. When the BYTE pin is " L ", the data bus is set to 16 bits and P0 and P1 are both used for the data bus.
When the separate bus is used for access, a software wait can be selected.

## - Multiplex bus

In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = " H "), the 8 bits from Do to D7 are multiplexed with Ao to A7.
With a 16 -bit data bus selected (BYTE pin = "L"), the 8 bits from Do to D7 are multiplexed with A1 to A8. D8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer's even addresses (every 2nd address). To access these external devices, access the even addresses as bytes.
The ALE signal latches the address. It is output from P56.
Before using the multiplex bus for access, be sure to insert a software wait.

In memory expansion mode, select a 8-bit multiplex bus.
The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode.
The higher-order address becomes a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.

Table 2.4.2 Pin functions for each processor mode

| Processor mode | Single-chip mode | Memory expansion mode/microprocessor modes |  |  |  | $\begin{array}{\|c\|} \text { Memory } \\ \text { expansion mode } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplexed bus space select bit |  | "01", <br> $\left[\begin{array}{l}\text { Either CS1 or } \\ \text { multiplexed bu } \\ \text { are for separa }\end{array}\right.$ | $\begin{aligned} & \text { "10" } \\ & \text { CS2 is for } \\ & \text { us and others } \\ & \text { ate bus } \end{aligned}$ | (separ | te bus) | $\left[\begin{array}{c}\text { "11" (Note 1) } \\ {\left[\begin{array}{c}\text { Multiplexed } \\ \text { bus for the } \\ \text { entire } \\ \text { space }\end{array}\right]}\end{array}\right.$ |
| Data bus width BYTE pin level |  | $\begin{aligned} & 8 \text { bits } \\ & =\text { "H" } \end{aligned}$ | $\begin{aligned} & 16 \text { bits } \\ & =\text { "L" } \end{aligned}$ | $\begin{aligned} & 8 \text { bits } \\ & =\text { "H" } \end{aligned}$ | $\begin{gathered} 16 \text { bits } \\ =\text { "L" } \end{gathered}$ | $\begin{aligned} & 8 \text { bits } \\ & =\text { " } \mathrm{H} \text { " } \end{aligned}$ |
| P00 to P07 | I/O port | Data bus | Data bus | Data bus | Data bus | I/O port |
| P10 to P17 | I/O port | I/O port | Data bus | I/O port | Data bus | I/O port |
| P20 | I/O port | Address bus /data bus(Note 3) | Address bus | Address bus | Address bus | Address bus /data bus |
| P21 to P27 | I/O port | Address bus | Address bus /data bus(Note 3) | Address bus /data bus(Note 3) | Address bus | Address bus /data bus |
| P30 | I/O port | Address bus /data bus(Note 3) | Address bus | Address bus | Address bus | A8/D7 |
| P31 to P37 | I/O port | Address bus | Address bus | Address bus | Address bus | I/O port |
| P40 to P43 <br> Port P40 to P43 function select bit $=1$ | I/O port | I/O port | I/O port | /O port | I/O port | I/O port |
| P40 to P43 <br> Port P40 to P43 function select bit $=0$ | I/O port | Address bus | Address bus | Address bus | Address bus | I/O port |
| P44 to P47 | I/O port | $\overline{\mathrm{CS}}$ (chip select) (For de | or programma tails, refer to "2.4.4 | le I/O port .4 Bus control" |  |  |
| P50 to P53 | I/O port | Outputs $\overline{\mathrm{RD}}, \overline{\mathrm{W}}$ (For de | RL, $\overline{\mathrm{WRH}}$, and B tails, refer to " 2 | CLK or $\overline{\mathrm{RD}}, \overline{\mathrm{BH}}$ .4 Bus control") | $\overline{\mathrm{WR}}$, and BCL |  |
| P54 | I/O port | HLDA | HLDA | HLDA | HLDA | HLDA |
| P55 | I/O port | HOLD | HOLD | HOLD | HOLD | HOLD |
| P56 | I/O port | ALE | ALE | ALE | ALE | ALE |
| P57 | I/O port | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ | $\overline{\mathrm{RDY}}$ |

Notes 1: In memory expansion mode, select a 8-bit multiplex bus.
The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode.
The higher-order address becomes a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select.
2: Address bus when in separate bus mode.

### 2.4.4 Bus Control

The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes.
(1) Address bus/data bus

The address bus consists of the 20 pins Ao to A19 for accessing the 1M bytes of address space.
The data bus consists of the pins for data $I / O$. When the BYTE pin is " $H$ ", the 8 ports $D 0$ to $D 7$ function as the data bus. When BYTE is "L", the 16 ports Do to D15 function as the data bus.
When a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed.

## (2) Chip select signal

The chip select signal is output using the same pins as P44 to P47. Bits 0 to 3 of the chip select control register (address 000816 ) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P 44 to P 47 function as programmable I/O ports regardless of the value in the chip select control register.
In microprocessor mode, only $\overline{\text { CSO }}$ outputs the chip select signal after the reset state has been cancelled. CS1 to $\overline{C S 3}$ function as input ports. Figure 2.4 .4 shows the chip select control register.
The chip select signal can be used to split the external area into as many as four blocks. Table 2.4.4 shows the external memory areas specified using the chip select signal.

Table 2.4.3 External areas specified by the chip select signals

| Chip select | Specified address range |  |
| :---: | :--- | :--- |
|  | Memory expansion mode | Microprocessor mode |
| $\overline{\mathrm{CS0}}$ | 3000016 to 8FFFF16 $(384 \mathrm{~K})$ | 3000016 to 8FFFF16 (384K), B000016 to FFFFF16 (320K) |
| $\overline{\mathrm{CS} 1}$ | 2800016 to 2FFFF16 (32K) | 2800016 to 2FFFF16 (32K) |
| $\overline{\mathrm{CS} 2}$ | 0800016 to 27FFF16 (128K) | 0800016 to 27FFF16 (128K) |
| $\overline{\mathrm{CS} 3}$ | 0400016 to 07FFF16 (16K) | 0400016 to 07FFF16 (16K) |

## Chip select control register



Figure 2.4.4 Chip select control register

## (3) Read/write signals

With a 16-bit data bus (BYTE pin ="L"), bit 2 of the processor mode register 0 (address 000416) select the combinations of $\overline{R D}, \overline{B H E}$, and $\overline{W R}$ signals or $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ signals. With an 8-bit data bus (BYTE pin = "H"), use the combination of $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, and $\overline{\mathrm{BHE}}$ signals. (Set bit 2 of the processor mode register 0 (address 000416 ) to " 0 ".) Tables 2.4.4 and 2.4 .5 show the operation of these signals.
After a reset has been cancelled, the combination of $\overline{R D}, \overline{W R}$, and $\overline{B H E}$ signals is automatically selected.

When switching to the $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ combination, do not write to external memory until bit 2 of the processor mode register 0 (address 000416) has been set (Note).

Note: Before attempting to change the contents of the processor mode register 0 , set bit 1 of the protect register (address 000A16) to "1".

Table 2.4.4 Operation of $\overline{R D}, \overline{W R L}$, and $\overline{W R H}$ signals

| Data bus width | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WRL}}$ | $\overline{\text { WRH }}$ | Status of external data bus |
| :--- | :---: | :---: | :---: | :--- |
| 16-bit <br> (BYTE $=$ "L") | L | H | H | Read data |
|  | H | L | H | Write 1 byte of data to even address |
|  | H | H | L | Write 1 byte of data to odd address |
|  | H | L | L | Write data to both even and odd addresses |

Table 2.4.5 Operation of $\overline{R D}, \overline{W R}$, and $\overline{B H E}$ signals

| Data bus width | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{BHE}}$ | A0 | Status of external data bus |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 16-bit <br> (BYTE $=$ "L") | H | L | L | H | Write 1 byte of data to odd address |
|  | L | H | L | H | Read 1 byte of data from odd address |
|  | H | L | H | L | Write 1 byte of data to even address |
|  | L | H | H | L | Read 1 byte of data from even address |
|  | H | L | L | L | Write data to both even and odd addresses |
| 8-bit <br> (BYTE $=$ "H") | H | H | L | L | Read data from both even and odd addresses |
|  | L | L | Not used | $\mathrm{H} / \mathrm{L}$ | Write 1 byte of data |

## (4) ALE signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.


Figure 2.4.5 ALE signal and address/data bus

## (5) RDY signal

$\overline{\text { RDY signal facilitates access of external devices that require a long time for access. As shown in }}$ Figure 2.4.6, if an " $L$ " is being input to the $\overline{R D Y}$ pin at the BCLK falling edge, the bus turns to the wait state. If an " H " is being input to the RDY pin at the BCLK falling edge, the bus cancels the wait state. Table 2.4.6 shows the microcomputer state in the wait state. Figure 2.4 .6 shows the example of the $\overline{\mathrm{RD}}$ signal being extended using the $\overline{\mathrm{RDY}}$ signal.
 the chip select control register (address 000816) are set to " 0 ." The RDY signal is invalid when setting "1" to all bits 4 to 7 of the chip select control register (address 000816), but the RDY pin should be treated as properly as in non-using.

Table 2.4.6 Microcomputer status in ready state (Note)

| Item | Status |
| :--- | :--- |
| Oscillation | On |
| R/解 signal, address bus, data bus, $\overline{\mathrm{CS}}$ | Maintain status when $\overline{\text { RDY signal received }}$ |
| ALE signal, HLDA, programmable I/O ports |  |
| Internal peripheral circuits | On |

Note: The RDY signal cannot be received immediately prior to a software wait.


Figure 2.4.6 Example of $\overline{\mathrm{RD}}$ signal extended by $\overline{\mathrm{RDY}}$ signal

## (6) Hold signal

The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting "L" to the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and " $L$ " is output from the HLDA pin as long as " $L$ " is input to the HOLD pin. Table 2.4.7 shows the microcomputer status in the hold state.

Bus-using priorities are given to $\overline{H O L D}$, DMAC, and CPU in order of decreasing precedence.
HOLD > DMAC > CPU

Figure 2.4.7 Bus-using priorities
Table 2.4.7 Microcomputer status in hold state

| Item |  |  |
| :--- | :--- | :--- |
| Oscillation | ON |  |
| R/ $\bar{W}$ signal, address bus, data bus, $\overline{\mathrm{CS}, \mathrm{BHE}}$ | Floating |  |
| Programmable I/O ports | $\mathrm{P} 0, \mathrm{P} 1, \mathrm{P} 2, ~ P 3, ~ P 4, ~ P 5 ~$ <br>  <br>  <br>  <br> $\mathrm{P} 6, \mathrm{P} 7, \mathrm{P} 8, \mathrm{P} 9, \mathrm{P} 10$ | Floating <br> Maintains status when hold signal is received <br> HLDA |
| Internal peripheral circuits | Output "L" |  |
| ALE signal | ON (but watchdog timer stops) |  |

## (7) External bus status when internal area is accessed

Table 2.4.8 shows the external bus status when the internal area is accessed.

Table 2.4.8 External bus status when the internal area is accessed

| Item |  | SFR accessed | Internal ROM/RAM accessed |
| :---: | :---: | :---: | :---: |
| Address bus |  | Address output | Maintain status before accessed address of external area |
| Data bus | When read | Floating | Floating |
|  | When write | Output data | Undefined |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}$ |  | $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}$ output | Output "H" |
| $\overline{\text { BHE }}$ |  | $\overline{\text { BHE output }}$ | Maintain status before accessed status of external area |
| $\overline{\mathrm{CS}}$ |  | Output "H" | Output "H" |
| ALE |  | Output "L" | Output "L" |

(8) BCLK output

The output of the internal clock $\phi$ can be selected using bit 7 of the processor mode register 0 (address 000416) (Note). The output is floating when bit 7 is set to " 1 ".

Note: Before attempting to change the contents of the processor mode register 0 , set bit 1 of the protect register (address 000A16) to " 1 ".

## (9) Software wait

A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note 1) and bits 4 to 7 of the chip select control register (address 000816).

A software wait is inserted in the internal ROM/RAM area, in the OSD RAM area (Note 2), and in the external memory area by setting the wait bit of the processor mode register 1 . When set to " 0 ", each bus cycle is executed in one BCLK cycle. When set to " 1 ", each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to " 0 ". When set to " 1 ", a wait is applied to all memory areas (two or three BCLK cycles), regardless of the contents of bits 4 to 7 of the chip select control register. Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric characteristics. However, when the user is using the $\overline{R D Y}$ signal, the relevant bit in the chip select control register's bits 4 to 7 must be set to " 0 ."
When the wait bit of the processor mode register 1 is " 0 ", software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$. When one of these bits is set to " 1 ", the bus cycle is executed in one BCLK cycle. When set to " 0 ", the bus cycle is executed in two or three BCLK cycles. These bits default to " 0 " after the microcomputer has been reset. These bits default to " 0 " after the microcomputer has been reset.
The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, the corresponding bits of the chip select control register must be set to " 0 " if using the multiplex bus to access the external memory area.
Table 2.4.9 shows the software wait and bus cycles. Figure 2.4 .8 shows example bus timing when using software waits.

Notes 1: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A16) to " 1 ".
2: Be sure to set a software wait to access to OSD RAM.

Table 2.4.9 Software waits and bus cycles

| Area | Bus status | Wait bit | Bits 4 to 7 of chip select <br> control register | Bus cycle |
| :---: | :---: | :---: | :---: | :--- |
| SFR | - | Invalid | Invalid | 2 BCLK cycles |
| Internal <br> ROM/RAM <br> OSD RAM | - | 0 | Invalid | 1 BCLK cycle |
| External <br> memory <br> area | Separate bus | 1 | 1 | Invalid |
|  | Separate bus | 0 | 1 | 1 BCLK cycle |
|  | Multiplex bus | 0 | 0 | 2 BCLK cycles |

[^0]

Figure 2.4.8 Typical bus timings using software wait

### 2.5 Clock Generating Circuit

The clock generating circuit contains 2 oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units and 1 oscillator circuit that supplies the operating clock source to OSD.

Table 2.5.1. Clock generating circuits

|  | Main clock oscillation circuit | Sub-clock oscillation circuit | OSD oscillation circuit |
| :---: | :---: | :---: | :---: |
| Use of clock | - CPU's operating clock source <br> - Internal peripheral units' operating clock source | - CPU's operating clock source <br> - Timer A/B’s count clock source | - OSD's operating clock source |
| Usable oscillator | - Ceramic resonator (or quartz-crystal oscillator) | - Quartz-crystal oscillator | - Ceramic resonator (or quartz-crystal oscillator) <br> - LC oscillator |
| Pins to connect oscillator | XIn, Xout | $\mathrm{X}_{\text {cin }}$, $\mathrm{X}_{\text {cout }}$ | OSC1, OSC2 |
| Oscillation stop/restart function | Available | Available |  |
| Oscillator status immediately after reset | Oscillating | Stopped |  |
| Other | Externally derived clock can be input |  |  |

### 2.5.1 Example of Oscillator Circuit

Figure 2.5.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 2.5 . 2 shows some examples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 2.5 .1 and 2.5 .2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. When being specified to connect a
feedback resistor externally by the manufacture, connect a feedback resistor between pins XIN and XOUT.
Figure 2.5.1 Examples of main clock


Note: Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator.
When the oscillation drive capacity is set to low, check that oscillation is stable. When being specified to connect a feedback resistor externally by the manufacture, connect a feedback resistor between pins XCIN and XCOUT.

Figure 2.5.2 Examples of sub-clock

### 2.5.2 OSD Oscillation Circuit

The OSD clock oscillation circuit can obtain simply a clock for OSD by connecting an LC oscillator or a ceramic resonator (or a quartz-crystal oscillator) across the pins OSC1 and OSC2. Which of LC oscillator or a ceramic resonator (or a quartz-crystal oscillator) is selected by setting bits 1 and 2 of the clock control register (address 020516).


Figure 2.5.3 OSD clock connection example


The following paragraphs describes the clocks generated by the clock generating circuit.

## (1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation.
After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
(2) Sub-clock

The sub-clock is generated by the sub clock oscillation circuit. No sub clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.
After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the XCIN-Xcout drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to " 1 " when shifting to stop mode and at a reset.

## (3) BCLK

The internal clock $\phi$ is the clock that drives the CPU, and is fc or the clock derived by dividing the main clock by $1,2,4,8$, or 16 . The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from pin BCLK by the BCLK output disable bit (bit 7 at address 000416) in the memory expansion and the microprocessor modes.
The main clock division select bit 0 (bit 6 at address 000616) changes to " 1 " when shifting from high-speed/medium-speed to stop mode and at reset. When sifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
(4) Peripheral function clock (f1, f8, f32, f1SIO2, f8SIO2, f32SIO2, fAD)

The clock for the peripheral devices is derived by dividing the main clock by 1,8 or 32 . The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.
(5) fc32

This clock is derived by dividing the sub-clock by 32 . It is used for the timer $A$ and timer B counts.
(6) fc

This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.

## System clock control register 0 (Note 1)



Notes 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register.
2: Changes to " 1 " when shifting to stop mode and at a reset.
3: When entering power saving mode, main clock stops using this. When returning from stop mode and operating with XIN, set this bit to " 0 ." When main clock oscillation is operating by itself, set system clock select bit (CM07) to "1" before setting this bit to " 1 ".
4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.
5: If this bit is set to "1," XOUT turns "H." The built-in feedback resistor remains being connected, so XIN turns pulled up to XOUT ("H") via the feedback resistor.
6: Set port Xc select bit (CM04) to " 1 " and stabilize the sub-clock oscillating before setting to this bit from " 0 " to "1." Do not write to both bits at the same time. And also, set the main clock stop bit (CM05) to " 0 " and stabilize the main clock oscillating before setting this bit from "1" to " 0 ."
7: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
8: fc 32 is not included.
Figures 2.5.5 System clock control register 0

## System clock control register 1 (Note 1)



Notes 1: Set bit 0 of the protect register (address 000A16) to "1" before writing to this register.
2: This bit changes to " 1 " when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
3: Can be selected when bit 6 of the system clock control register 0 (address 000616) is " 0 ." If " 1 ", division mode is fixed at 8.
4: If this bit is set to "1," XOUT turns "H," and the built-in feedback resistor is cut off. XCIN and Xcout turn high-impedance state.

### 2.5.4 Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKout pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to " 1 ", the output of $f 8$ and f 32 stops when a WAIT instruction is executed.

### 2.5.5 Stop Mode

Writing " 1 " to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that Vcc remains above 4.5 V .
Because the oscillation, BCLK, f 1 to f 32 , f 1 SIO 2 to $\mathrm{f} 32 \mathrm{SIO} 2, \mathrm{fc}, \mathrm{fc} 32$, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer B operates provided that the event counter mode is set to an external pulse, and UARTi ( $\mathrm{i}=0,2$ ) functions provided an external clock is selected. Table 2.5.2 shows the status of the ports in stop mode.
Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed.
When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616 ) is set to " 1 ." When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

Table 2.5.2 Port status during stop mode

| Pin | Memory expansion mode <br> Microprocessor mode | Single-chip mode |
| :--- | :--- | :--- |
| Address bus, data bus, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS3}}$ | Retains status before stop mode |  |
| $\overline{\text { RD, } \bar{W}, \overline{B H E}, \overline{W R L}, \overline{W R H}}$ | "H" |  |
| HLDA, BCLK | "H" |  |
| ALE | "H" |  |
| Port | Retains status before stop mode | Retains status before stop mode |
| CLKouT | When fc selected | Valid only in single-chip mode |
|  | "H" |  |

### 2.5.6 Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 2.5.3 shows the status of the ports in wait mode.
Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.

Table 2.5.3 Port status during wait mode

| Pin |  | Memory expansion mode Microprocessor mode | Single-chip mode |
| :---: | :---: | :---: | :---: |
| Address bus, data bus, $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS}}$ |  | Retains status before wait mode |  |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BHE}}, \overline{\mathrm{WRL}}, \overline{\mathrm{WRH}}$ |  | "H" |  |
| HLDA, BCLK |  | "H" | - |
| ALE |  | "H" |  |
| Port |  | Retains status before wait mode | Retains status before wait mode |
| CLKout | When fc selected | Valid only in single-chip mode | Does not stop |
|  | When f8, f32 selected | Valid only in single-chip mode | Does not stop when the WAIT peripheral function clock stop bit is " 0 ". <br> When the WAIT peripheral function clock stop bit is " 1 ", the status immediately prior to entering wait mode is maintained. |

### 2.5.7 Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for internal clock $\phi$. Table 2.5 .4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1 .
After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division select bit 0 (bit 6 at address 000616) is set to " 1 ". The following shows the operational modes of internal clock $\phi$.
(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.
(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.
(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Note that oscillation of the main clock must have stabilized before transferring from this mode to another mode.
(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.
(5) No-division mode

The main clock is used as the BCLK.
(6) Low-speed mode
fC is used as the BCLK. Note that oscillation of both the main and sub clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.
(7) Low power dissipation mode
fc is the BCLK and the main clock is stopped.

Note: When switching the count source for BCLK between $X_{\text {IN }}$ and $X_{\text {CIN }}$ it needs that the oscillation of the switched count source is sufficiently stable. Shift after taking the oscillation stabilizing time by software.

Table 2.5.4 Operating modes dictated by settings of system clock control registers 0 and 1

| CM17 | CM16 | CM07 | CM06 | CM05 | CM04 | Operating mode of BCLK |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 0 | 0 | Invalid | Division by 2 mode |
| 1 | 0 | 0 | 0 | 0 | Invalid | Division by 4 mode |
| Invalid | Invalid | 0 | 1 | 0 | Invalid | Division by 8 mode |
| 1 | 1 | 0 | 0 | 0 | Invalid | Division by 16 mode |
| 0 | 0 | 0 | 0 | 0 | Invalid | No-division mode |
| Invalid | Invalid | 1 | Invalid | 0 | 1 | Low-speed mode |
| Invalid | Invalid | 1 | Invalid | 1 | 1 | Low power dissipation mode |

### 2.5.8 Power Control

The following is a description of the three available power control modes:

## Modes

Power control is available in three modes.

## (1) Normal operation mode

## ■ High-speed mode

Divide-by- 1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

## ■ Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

## Low-speed mode

fc becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.

## Low power consumption mode

The main clock operating in low-speed mode is stopped. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source.
(2) Wait mode

The CPU operation is stopped. The oscillators do not stop.
(3) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 2.5.7 is the state transition diagram of the above modes.

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

## Transition of stop mode, wait mode



Transition of normal mode


Figure 2.5.7 State transition diagram of Power control mode

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

### 2.6 Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 2.6 .1 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) and port P9 direction register (address 03F316) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P9.
If, after "1" (write-enabled) has been written to the port P9 direction register write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to " 0 " (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to " 0 " after a value has been written to an address. The program must therefore be written to return these bits to " 0 ".


Figure 2.6.1 Protect register

### 2.7 Interrupts

### 2.7.1 Type of Interrupts

Figure 2.7.1 lists the types of interrupts.
Interrupt $\left\{\begin{array}{ll}\text { Software } & \\ \text { Hardware }\end{array}=\left\{\begin{array}{l}\text { Undefined instruction (UND instruction) } \\ \text { Overflow (INTO instruction) } \\ \text { BRK instruction } \\ \text { INT instruction }\end{array}\right\}\right.$

Note: Peripheral I/O interrupts are generated by the peripheral functions built into the microcomputer system.
Figure 2.7.1 Classification of interrupts

- Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level.


### 2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

## - Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

## - Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag ( O flag) set to "1". The following are instructions whose O flag changes by arithmetic:
ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

## - BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

## - INT interrupt

An INT interrupt occurs when assiging one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.
The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.
So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag ( U flag ) when it accepts an interrupt request. If change the U flag to " 0 " and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the $U$ flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

### 2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.
(1) Special interrupts

Special interrupts are non-maskable interrupts.

- Reset

Reset occurs if an " L " is input to the RESET pin.

## - DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

## - Watchdog timer interrupt

Generated by the watchdog timer.

## - Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1," a single-step interrupt occurs after one instruction is executed.

## - Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1." If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs. For address match interrupt, see 2.11 Address match Interrupt.

## (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INI instruction uses. Peripheral I/O interrupts are maskable interrupts.

## - Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

## - DMAO interrupt, DMA1 interrupt

These are interrupts DMA generates.

## - Vsync interrupt

Vsync interrupt occurs if a $V_{\text {sync }}$ edge is input.

## - A-D conversion interrupt

This is an interrupt that the A-D converter generates.

## - UARTO transmission, UART2 transmission/NACK interrupts

These are interrupts that the serial I/O transmission generates.

## - UART0 reception, UART2 reception/ACK interrupts

These are interrupts that the serial I/O reception generates.

- Timer A0 interrupt through timer A4 interrupt

These are interrupts that timer A generates

- Timer B0 interrupt through timer B2 interrupt

These are interrupts that timer B generates.

- INTO interrupt and INT1 interrupt

An $\overline{I N T}$ interrupt occurs if either a rising edge or a falling edge or a both edge is input to the $\mathbb{N T}$ pin.

- OSD1 interrupt and OSD2 interrupt

These are interrupts that OSD display is completed.

## - Data slicer interrupt

This is an interrupt that data slicer circuit requests.

### 2.7.4 Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 2.7.2 shows the format for specifying the address.
Two types of interrupt vector tables are available - fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.
$\square$
Figure 2.7.2 Format for specifying interrupt vector addresses

## (1) Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC ${ }_{16}$ to FFFFF $_{16}$. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 2.7.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 2.7.1 Interrupts assigned to the fixed vector tables and addresses of vector tables

| Interrupt source | Vector table addresses <br> Address (L) to address (H) | Remarks |
| :--- | :---: | :--- |
| Undefined instruction | FFFDC16 to FFFDF16 | Interrupt on UND instruction |
| Overflow | FFFE016 to FFFE316 | Interrupt on INTO instruction |
| BRK instruction | FFFE416 to FFFE716 | If the vector is filled with FF16, program execution starts from <br> the address shown by the vector in the variable vector table |
| Address match | FFFE816 to FFFEB16 | There is an address-matching interrupt enable bit |
| Single step (Note) | FFFEC16 to FFFEF16 | Do not use |
| Watchdog timer | FFFF016 to FFFF316 |  |
| DBC (Note) | FFFF416 to FFFF716 | Do not use |
| Reserved source | FFFE816 to FFFEB16 | Do not use |
| Reset | FFFFC16 to FFFFFF16 |  |

Note: Interrupts used for debugging purposes only.

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## (2) Variable vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC $_{16}$ to FFFFF $_{16}$. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 2.7.2 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 2.7.2 Interrupts assigned to the variable vector tables and addresses of vector tables

| Software interrupt number | Vector table address Address (L) to address (H) | Interrupt source | Remarks |
| :---: | :---: | :---: | :---: |
| Software interrupt number 0 | +0 to +3 (Note 1) | BRK instruction | Cannot be masked I flag |
| Software interrupt number 4 | +16 to +19 (Note 1) | OSD1 |  |
| Software interrupt number 5 | +20 to +23 (Note 1) | Reserved source |  |
| Software interrupt number 6 | +24 to +27 (Note 1) | Reserved source |  |
| Software interrupt number 7 | +28 to +31 (Note 1) | Reserved source |  |
| Software interrupt number 8 | +32 to +35 (Note 1) | OSD2 |  |
| Software interrupt number 9 | +36 to +39 (Note 1) | Reserved source |  |
| Software interrupt number 10 | +40 to +43 (Note 1) | Bus collision detection |  |
| Software interrupt number 11 | +44 to +47 (Note 1) | DMA0 |  |
| Software interrupt number 12 | +48 to +51 (Note 1) | DMA1 |  |
| Software interrupt number 13 | +52 to +55 (Note 1) | Reserved source |  |
| Software interrupt number 14 | +56 to +59 (Note 1) | A-D conversion |  |
| Software interrupt number 15 | +60 to +63 (Note 1) | UART2 transmit/NACK (Note 2) |  |
| Software interrupt number 16 | +64 to +67 (Note 1) | UART2 receive/ACK (Note 2) |  |
| Software interrupt number 17 | +68 to +71 (Note 1) | UART0 transmit |  |
| Software interrupt number 18 | +72 to +75 (Note 1) | UART0 receive |  |
| Software interrupt number 19 | +76 to +79 (Note 1) | Data slicer |  |
| Software interrupt number 20 | +80 to +83 (Note 1) | Vsync |  |
| Software interrupt number 21 | +84 to +87 (Note 1) | Timer A0 |  |
| Software interrupt number 22 | +88 to +91 (Note 1) | Timer A1 |  |
| Software interrupt number 23 | +92 to +95 (Note 1) | Timer A2 |  |
| Software interrupt number 24 | +96 to +99 (Note 1) | Timer A3 |  |
| Software interrupt number 25 | +100 to +103 (Note 1) | Timer A4 |  |
| Software interrupt number 26 | +104 to +107 (Note 1) | Timer B0 |  |
| Software interrupt number 27 | +108 to +111 (Note 1) | Timer B1 |  |
| Software interrupt number 28 | +112 to +115 (Note 1) | Timer B2 |  |
| Software interrupt number 29 | +116 to +119 (Note 1) | INTO |  |
| Software interrupt number 30 | +120 to +123 (Note 1) | $\overline{\text { INT1 }}$ |  |
| Software interrupt number 31 | +124 to +127 (Note 1) | Reserved source |  |
| Software interrupt number 32 to Software interrupt number 63 | $\begin{aligned} & +128 \text { to }+131(\text { Note } 1) \\ & \text { to } \\ & +252 \text { to }+255(\text { Note } 1) \end{aligned}$ | Software interrupt | Cannot be masked I flag |

Notes 1: Address relative to address in interrupt table register (INTB).
2: When $I^{2} \mathrm{C}$ mode is selected, NACK and ACK interrupts are selected.

### 2.7.5 Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.
Enable or disable a non-maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).
Figure 2.7.3 shows the interrupt control registers.

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.7.3 Interrupt control registers

### 2.7.6 Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to " 0 " disables all maskable interrupts. This flag is set to " 0 " after reset.

### 2.7.7 Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

### 2.7.8 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to " 0 " disables the interrupt.
Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag (I flag) =1
- interrupt request bit =1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 2.7.3 Settings of interrupt priority levels

| Interrupt priority level select bit | Interrupt priority level | Priority order |
| :---: | :---: | :---: |
| $\begin{array}{lll}  & \text { b2 } & \text { b1 } \\ \text { b0 } \\ 0 & 0 & 0 \end{array}$ | Level 0 (interrupt disabled) | $\underline{\square}$ |
| $0 \quad 0 \quad 1$ | Level 1 | Low |
| 010 | Level 2 | ${\underset{H i g h}{ }}_{1}$ |
| 011 | Level 3 |  |
| 100 | Level 4 |  |
| 101 | Level 5 |  |
| 110 | Level 6 |  |
| 111 | Level 7 |  |

Table 2.7.4 Interrupt levels enabled according to the contents of the IPL


### 2.7.9 Rewrite Interrupt Control Register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

## Example 1:

INT_SWITCH1:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
NOP ; Four NOP instructions are required when using HOLD function.
NOP
FSET I ; Enable interrupts.

## Example 2:

INT_SWITCH2:

| FCLR | I | ; Disable interrupts. |
| :--- | :--- | :--- |
| AND.B | \#00h, $0055 h$ | ;Clear TAOIC int. priority level and int. request bit. |
| MOV.W | MEM, RO | ; Dummy read. |
| FSET | I | ; Enable interrupts. |

## Example 3:

## INT SWITCH3:

PUSHC FLG ; Push Flag register onto stack
FCLR I ; Disable interrupts.
AND.B \#OOh, 0055h ; Clear TAOIC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET

### 2.7.10 Interrupt Sequence

An interrupt sequence - what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed - is described here.
If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.
In the interrupt sequence, the processor carries out the following in sequence given:
(1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address $00000_{16}$.
(2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
(3) Sets the interrupt enable flag (I flag), the debug flag ( D flag), and the stack pointer select flag (U flag) to "0" (the $U$ flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
(4) Saves the content of the temporary register (Note 1) within the CPU in the stack area.
(5) Saves the content of the program counter (PC) in the stack area.
(6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

### 2.7.11 Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 2.7.4 shows the interrupt response time.


Figure 2.7.4 Interrupt response time

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).
Time (b) is as shown in Table 2.7.5.

Table 2.7.5 Time required for executing the interrupt sequence

| Interrupt vector address | Stack pointer (SP) value | 16 -Bit bus, without wait | 8-Bit bus, without wait |
| :---: | :---: | :---: | :---: |
| Even | Even | 18 cycles (Note 1) | 20 cycles (Note 1) |
| Even | Odd | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Even | 19 cycles (Note 1) | 20 cycles (Note 1) |
| Odd (Note 2) | Odd | 20 cycles (Note 1) | 20 cycles (Note 1) |

Notes 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.
2: Locate an interrupt vector address in an even address, if possible.


Figure 2.7.5 Time required for executing the interrupt sequence

### 2.7.12 Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 2.7.6 is set in the IPL.

Table 2.7.6 Relationship between interrupts without interrupt priority levels and IPL

| Interrupt sources without priority levels | Value set in the IPL |
| :--- | :---: |
| Watchdog timer | 7 |
| Reset | 0 |
| Other | Not changed |

### 2.7.13 Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.
First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 2.7 .6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.
Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).


Figure 2.7.6 State of stack before and after acceptance of interrupt request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: Stack pointer indicated by $U$ flag.

(2) Stack pointer (SP) contains odd number


Note: [SP] denotes the initial value of the stack pointer (SP) when interrupt request is acknowledged.
After registers are saved, the SP content is [SP] minus 4.

Figure 2.7.7 Operation of saving registers

### 2.7.14 Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.
Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

### 2.7.15 Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.
Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.
Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.
Figure 2.7.8 shows the priorities of hardware interrupts.
Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

### 2.7.16 Interrupt priority level resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level.
Figure 2.7.9 shows the circuit that judges the interrupt priority level.

Reset $>$ DBC $>$ Watchdog timer $>$ Peripheral I/O $>$ Single step $>$ Address match

Figure 2.7.8 Hardware interrupts priorities


Figure 2.7.9 Maskable interrupts priorities (peripheral I/O interrupts)

### 2.7.17 INT Interrupt

$\overline{\mathrm{INTO}}$ and $\overline{\mathrm{INT} 1}$ are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.
As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting " 1 " in the INTi interrupt polarity switching bit of the interrupt request cause select register ( $035 \mathrm{~F}_{16}$ ). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").
Figure 2.7.10 shows the Interrupt control reserved register, Figure 2.7.11 shows the Interrupt request cause select register.

Interrupt control reserved register i


Figure 2.7.10 Interrupt control reserved register i

Interrupt request cause select register


Figure 2.7.11 Interrupt request cause select register

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7.18 Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter ( PC ) for an address match interrupt varies depending on the instruction being executed. Figures 2.7.12 and 2.7.13 show the address match interrupt-related registers.


Figure 2.7.12 Address match interrupt enable register


Figure 2.7.13 Address match interrupt register $\mathbf{i}(\mathbf{i}=\mathbf{0}, \mathbf{1})$

### 2.7.19 Precautions for Interrupts

(1) Reading address $00000_{16}$

- When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address $00000_{16}$ will then be set to " 0 ".
Reading address 00000 ${ }_{16}$ by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address $00000_{16}$ by software.


## (2) Setting the stack pointer

- The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.


## (3) External interrupt

- Either an " $L$ " level or an " $H$ " level of at least 250 ns width is necessary for the signal input to pins $\overline{\mathrm{INTO}}$ and INT1 regardless of the CPU operation clock.
-When the polarity of the INT0 and INT1 pins is changed, the interrupt request bit is sometimes set to " 1 ". After changing the polarity, set the interrupt request bit to " 0 ". Figure 2.7.14 shows the procedure for changing the INT interrupt generate factor.


Figure 2.7.14 Switching condition of INT interrupt request
(5) Rewrite interrupt control register

- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:


## Example 1:

 INT_SWITCH1:| FCLR | I | ; Disable interrupts. |
| :--- | :--- | :--- |
| AND.B | \#00h, 0055 h | ; Clear TAOIC int. priority level and int. request bit. |
| NOP | ;Four NOP instructions are required when using HOLD function. |  |
| NOP |  | ; Enable interrupts. |

## Example 2:

INT_SWITCH2:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

## INT SWITCH3:

$\begin{array}{lll}\text { PUSHC } & \text { FLG } & \text {; Push Flag register onto stack } \\ \text { FCLR } & \text { I } & \text {; Disable interrupts. } \\ \text { AND.B } & \text { \#00h, } 0055 \mathrm{~h} & \text {; Clear TA0IC int. priority level and int. request bit. } \\ \text { POPC } & \text { FLG } & \text {; Enable interrupts. }\end{array}$
The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET


### 2.8 Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK , the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the pre-scaler.

## With Xin chosen for BCLK



For example suppose that BCLK runs at 10 MHz and that 16 has been chosen for the dividing ratio of the pre-scaler, then the watchdog timer's period becomes approximately 52.4 ms .

The watchdog timer is initialized by writing to the watchdog timer start register (address $000 \mathrm{E}_{16}$ ) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000 $\mathrm{E}_{16}$ ).
Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8.2 shows the watchdog timer control register and Figure 2.8 .3 shows the watchdog timer start register.


Figure 2.8.1 Block diagram of watchdog timer

Watchdog timer control register


Figure 2.8.2 Watchdog timer control register

Watchdog timer start register


Figure 2.8.3 Watchdog timer start register

### 2.9 DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.7 show the registers used by the DMAC.


Figure 2.9.1 Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (l flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.
If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.

Table 2.9.1 DMAC specifications

| Item | Specification |
| :---: | :---: |
| No. of channels | 2 (cycle steal method) |
| Transfer memory space | - From any address in the 1M bytes space to a fixed address <br> - From a fixed address to any address in the 1M bytes space <br> - From a fixed address to a fixed address <br> (Note that DMA-related registers [002016 to 003F16] cannot be accessed) |
| Maximum No. of bytes transferred | 128 K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) |
| DMA request factors (Note) | Falling edge or both edge of pin $\overline{\mathrm{INT}}{ }_{0}$ <br> Falling edge of pin $\overline{\mathrm{INT}}_{1}$ <br> Timer A0 to timer A4 interrupt requests <br> Timer B0 to timer B2 interrupt requests <br> UART0 transmission and reception interrupt requests UART2 transmission and reception interrupt requests <br> A-D conversion interrupt requests <br> OSD1 and OSD2 interrupt requests <br> Data slicer interrupt request <br> Vsync interrupt request <br> Software triggers |
| Channel priority | DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously |
| Transfer unit | 8 bits or 16 bits |
| Transfer address direction | forward/fixed (forward direction cannot be specified for both source and destination simultaneously) |
| Transfer mode | - Single transfer mode <br> After the transfer counter underflows, the DMA enable bit turns to " 0 ", and the DMAC turns inactive <br> - Repeat transfer mode <br> After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. <br> The DMAC remains active unless a " 0 " is written to the DMA enable bit. |
| DMA interrupt request generation timing | When an underflow occurs in the transfer counter |
| Active | When the DMA enable bit is set to " 1 ", the DMAC is active. When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs. |
| Inactive | - When the DMA enable bit is set to " 0 ", the DMAC is inactive. <br> - After the transfer counter underflows in single transfer mode |
| Forward address pointer and reload timing for transfer counter | At the time of starting data transfer immediately after turning the DMAC active, the value of one of source pointer and destination pointer - the one specified for the forward direction - is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter. |
| Writing to register | Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is " 0 ". |
| Reading the register | Can be read at any time. <br> However, when the DMA enable bit is " 1 ", reading the register set up as the forward register is the same as reading the value of the forward address pointer. |

Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.

DMAO request cause select register


Figure 2.9.2 DMA0 request cause select register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

DMA1 request cause select register


Figure 2.9.3 DMA1 request cause select register


Figure 2.9.4 DMAi control register ( $\mathbf{i}=\mathbf{0}, \mathbf{1}$ )


Figure 2.9.5 DMAi source pointer ( $\mathbf{i}=0,1$ )


Figure 2.9.6 DMAi destination pointer ( $\mathbf{i}=\mathbf{0}, 1$ )


Figure 2.9.7 DMAi transfer counter ( $\mathbf{i}=\mathbf{0}, \mathbf{1}$ )

### 2.9.1 Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also depends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted.

## (1) Effect of source and destination addresses

When 16 -bit data is transferred on a 16 -bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

## (2) Effect of BYTE pin level

When transferring 16-bit data over an 8 -bit data bus (BYTE pin = "H") in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8 -bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin.
(3) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 2.9 .8 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 47, if data is being transferred in 16 -bit units on an 8 -bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.

(2) 16-bit transfers and the source address is odd

Transferring 16-bit data on an 8-bit data bus (In this case, there are also two destination write cycles).

(3) One wait is inserted into the source read under the conditions in (1)

(4) One wait is inserted into the source read under the conditions in (2)
(When 16-bit data is transferred on an 8-bit data bus, there are two destination write cycles).


Note: The same timing changes occur with the respective conditions at the destination as at the source.

Figure 2.9.8 Example of the transfer cycles for a source read

### 2.9.2 DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMAC transfer cycles.
The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit $=$ No. of read cycles $\times j+$ No. of write cycles $\times k$
Table 2.9.2 No. of DMAC transfer cycles

| Transfer unit | Bus width | Access address | Single-chip mode |  | Memory expansion mode <br> Microprocessor mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | No. of read cycles | No. of write cycles | No. of read cycles | No. of write cycles |
| 8-bit transfers (DMBIT="1") | $\begin{gathered} 16-\text { bit } \\ (B Y T E=" L ") \end{gathered}$ | Even | 1 | 1 | 1 | 1 |
|  |  | Odd | 1 | 1 | 1 | 1 |
|  | $\begin{gathered} \text { 8-bit } \\ \text { (BYTE = "H") } \end{gathered}$ | Even | - | - | 1 | 1 |
|  |  | Odd | - | - | 1 | 1 |
| 16-bit transfers (DMBIT= "0") | $\begin{gathered} \text { 16-bit } \\ (B Y T E=" L ") \end{gathered}$ | Even | 1 | 1 | 1 | 1 |
|  |  | Odd | 2 | 2 | 2 | 2 |
|  | $\begin{gathered} \text { 8-bit } \\ (\text { BYTE }=\text { "H") } \end{gathered}$ | Even | - | - | 2 | 2 |
|  |  | Odd | - | - | 2 | 2 |

Coefficient j, k

| Internal memory |  | External memory |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Internal ROM/RAM | Internal ROM/RAM <br> $\bullet$ OSD RAM <br> Wo wait | SFR area | Separate bus | Separate bus | Multiplex <br> bus |
| 1 | 2 | 2 | No wait | With wait |  |

### 2.9.3 DMA enable bit

Setting the DMA enable bit to 1 makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.
(1) Reloads the value of one of the source pointer and the destination pointer - the one specified for the forward direction - to the forward direction address pointer.
(2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting 1 to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant 1 is overwritten to the DMA enable bit.

### 2.9.4 DMA request bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.
DMA request factors include the following.

* Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.
* External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMAi factor selection register.
The DMA request bit turns to 1 if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set 1 or to 0 ). It turns to 0 immediately before data transfer starts.
In addition, it can be set to 0 by use of a program, but cannot be set to 1 .
There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to 1 . So be sure to set the DMA request bit to 0 after the DMA request factor selection bit is changed.
The DMA request bit turns to 1 if a DMA transfer request signal occurs, and turns to 0 immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be 0 in most cases. To examine whether the DMAC is active, read the DMA enable bit.
Here follows the timing of changes in the DMA request bit.

## (1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to 1 due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to 1 due to several factors.
Turning the DMA request bit to 1 due to an internal factor is timed to be effected immediately before the transfer starts.

## (2) External factors

An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on which DMAC channel is used).
Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.
The timing for the DMA request bit to turn to 1 when an external factor is selected synchronizes with
the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example).
With an external factor selected, the DMA request bit is timed to turn to 0 immediately before data transfer starts similarly to the state in which an internal factor is selected.

## (3) The priorities of channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to 1 . If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU. Figure 2.9.9 illustrates these operations.

An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur.


Figure 2.9.9 An example of DMA transfer effected by external factors

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.10 Timer

There are eight 16-bit timers. These timers can be classified by function into timers A (five) and timers B (three). All these timers function independently. Figures 2.10.1 and 2.10.2 show the block diagram of timers.


Figure 2.10.1 Timer A block diagram


Figure 2.10.2 Timer B block diagram

### 2.10.1 Timer A

Figure 2.10.3 shows the block diagram of timer A. Figures 2.10 .4 to 2.10 .10 show the timer A-related registers.
Except the pulse output function, timers A0 through A4 all have the same function. Use the timer Ai mode register ( $\mathrm{i}=0$ to 4 ) bits 0 and 1 to choose the desired mode.
Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.


Figure 2.10.3 Block diagram of timer A


Figure 2.10.4 Timer Ai mode register ( $\mathrm{i}=0$ to 4 )

Timer Ai register (Note)


Note: Read and write data in 16-bit units.

Figure 2.10.5 Timer Ai register ( $\mathrm{i}=0$ to $\mathbf{4}$ )

Count start flag


Figure 2.10.6 Count start flag

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## Up/down flag



Figure 2.10.7 Up/down flag


Figure 2.10.8 One-shot start flag

Trigger select register


Figure 2.10.9 Trigger select register

## Clock prescaler reset flag



Figure 2.10.10 Clock prescaler reset flag

## (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.1.) Figure 2.10.11 shows the timer Ai mode register in timer mode.

Table 2.10.1 Specifications of timer mode

| Item | Specification |
| :---: | :---: |
| Count source | $\mathrm{ff}_{1}$ f8, f32, fo32 |
| Count operation | - Down count <br> - When the timer underflows, it reloads the reload register contents before continuing counting |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}$ : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | When the timer underflows |
| TA2out/TA3out pin function | Programmable I/O port or pulse output |
| Read from timer | Count value can be read out by reading timer Ai register |
| Write to timer | - When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register <br> (Transferred to counter at next reload time) |
| Select function | - Pulse output function <br> Each time the timer underflows, the TAiout pin's polarity is reversed |

## Timer Ai mode register



Notes 1 : The settings of the corresponding port register and port direction register are invalid.
2 : This bit of TAiMR ( $\mathrm{i}=0,1,4$ ) must always be set to " 0 ."

Figure 2.10.11 Timer Ai mode register in timer mode ( $\mathrm{i}=0$ to 4 )

## (2) Event counter mode

In this mode, the timer counts an internal timer's overflow.

## Table 2.10.2 Timer specifications in event counter mode

| Item | Specification |
| :---: | :---: |
| Count source | - TB2 overflow, TAj overflow, TAk overflow |
| Count operation | - Up count or down count can be selected by external signal or software <br> - When the timer overflows or underflows, it reloads the reload register contents before continuing counting (Note) |
| Divide ratio | 1/ (FFFF16-n +1) for up count <br> 1/ $(n+1)$ for down count $n$ : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | The timer overflows or underflows |
| TA2out/TA3out pin function | Programmable I/O port, pulse output, or up/down count select input |
| Read from timer | Count value can be read out by reading timer Ai register |
| Write to timer | - When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |
| Select function | - Free-run count function <br> Even when the timer overflows or underflows, the reload register content is not reloaded to it <br> - Pulse output function <br> Each time the timer overflows or underflows, the TAiout pin's polarity is reversed |

Note: This does not apply when the free-run function is selected.

Timer Ai mode register


Notes 1: In event counter mode, the count source is selected by the event / trigger select bit (addresses 038216 and 038316).
2: The settings of the corresponding port register and port direction register are invalid.
3: This bit of TAiMR ( $\mathrm{i}=0,1,4$ ) must always be set to " 0 ."
4: When an " L " signal is input to the input signal from TA2Out/TA3Out pin, the downcount is activated. When " H ," the upcount is activated. Set the corresponding port direction register to " 0 ."

Figure 2.10.12 Timer Ai mode register in event counter mode (i=0 to 4)

## (3) One-shot timer mode

In this mode, the timer operates only once. (See Table 2.10.3.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10 .13 shows the timer Ai mode register in one-shot timer mode.

Table 2.10.3 Timer specifications in one-shot timer mode

| Item | Specification |
| :---: | :---: |
| Count source | $\mathrm{ff}_{1}$ f8, f $\mathrm{f}_{2}$, f¢32 |
| Count operation | - The timer counts down <br> - When the count reaches 000016 , the timer stops counting after reloading a new count <br> - If a trigger occurs when counting, the timer reloads a new count and restarts counting |
| Divide ratio | 1/n $n$ : Set value |
| Count start condition | - The timer overflows <br> - The one-shot start flag is set (=1) |
| Count stop condition | - A new count is reloaded after the count has reached 000016 <br> - The count start flag is reset $(=0)$ |
| Interrupt request generation timing | The count reaches 000016 |
| TA2out/TA3out pin function | Programmable I/O port or pulse output |
| Read from timer | When timer Ai register is read, it indicates an indeterminate value |
| Write to timer | - When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |



Figure 2.10.13 Timer Ai mode register in one-shot timer mode (i=0 to 4)

## (4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 2.10.4.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 2.10.14 shows the timer Ai mode register in pulse width modulation mode. Figure 2.10 .15 shows the example of how an 8-bit pulse width modulator operates.

Table 2.10.4 Timer specifications in pulse width modulation mode

| Item | Specification |
| :---: | :---: |
| Count source | $\mathrm{ff}_{1}$ f8, f32, f¢32 |
| Count operation | - The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator) <br> - The timer reloads a new count at a rising edge of PWM pulse and continues counting <br> - The timer is not affected by a trigger that occurs when counting |
| 16-bit PWM • | High level width $\mathrm{n} / \mathrm{fi} \mathrm{n}$ : Set value <br> - Cycle time $\quad\left(2^{16}-1\right) / \mathrm{fi}$ fixed |
| 8-bit PWM | - High level width $\mathrm{n} \times(\mathrm{m}+1) / \mathrm{fi} \mathrm{n}$ : values set to timer Ai register's high-order address <br> - Cycle time $\quad\left(2^{8}-1\right) \times(m+1) / \mathrm{fi} \quad \mathrm{m}$ : values set to timer Ai register's low-order address |
| Count start condition | - The timer overflows <br> - The count start flag is set $(=1)$ |
| Count stop condition | - The count start flag is reset (=0) |
| Interrupt request generation timing | PWM pulse goes "L" |
| TA2out/TA3out pin function | Pulse output |
| Read from timer | When timer Ai register is read, it indicates an indeterminate value |
| Write to timer | - When counting stopped <br> When a value is written to timer Ai register, it is written to both reload register and counter <br> - When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) |



Figure 2.10.14 Timer Ai mode register in pulse width modulation mode ( $\mathbf{i}=\mathbf{2}$ and $\mathbf{3}$ )


Figure 2.10.15 Example of how an 8-bit pulse width modulator operates

### 2.10.2 Timer B

Figure 2.10.17 shows the block diagram of timer B. Figures 2.10 .17 and 2.10 .20 show the timer B-related registers.
Use the timer Bi mode register ( $\mathrm{i}=0$ to 2 ) bits 0 and 1 to choose the desired mode.
Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.


Figure 2.10.16 Block diagram of timer B


Figure 2.10.17 Timer Bi mode register (i=0 to 2 )

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.10.18 Timer Bi register ( $\mathbf{i}=0$ to 2 )


Figure 2.10.19 Count start flag


Figure 2.10.20 Clock prescaler reset flag

## (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.5) Figure 2.10.21 shows the timer Bi mode register in timer mode.

Table 2.10.5 Timer specifications in timer mode

| Item | Specification |
| :---: | :---: |
| Count source | $\mathrm{ff}_{1}$ f8, f32, fc32 |
| Count operation | - Counts down <br> - When the timer underflows, it reloads the reload register contents before continuing counting |
| Divide ratio | $1 /(\mathrm{n}+1) \quad \mathrm{n}$ : Set value |
| Count start condition | Count start flag is set ( $=1$ ) |
| Count stop condition | Count start flag is reset ( $=0$ ) |
| Interrupt request generation timing | The timer underflows |
| TBiin pin function | Programmable I/O port |
| Read from timer | Count value is read out by reading timer Bi register |
| Write to timer | - When counting stopped <br> When a value is written to timer Bi register, it is written to both reload register and counter <br> - When counting in progress <br> When a value is written to timer Bi register, it is written to only reload register <br> (Transferred to counter at next reload time) |

Timer Bi mode register


Figure 2.10.21 Timer Bi mode register in timer mode ( $\mathrm{i}=0$ to 2 )

## (2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 2.10.6) Figure 2.10.22 shows the timer Bi mode register in event counter mode.

Table 2.10.6 Timer specifications in event counter mode

| Item | Specification |
| :--- | :--- |
| Count source | - External signals input to TBiin pin <br> - Effective edge of count source can be a rising edge, a falling edge, or falling and <br> rising edges as selected by software |
| Count operation | - Counts down <br> - When the timer underflows, it reloads the reload register contents before continuing <br> counting |
| Divide ratio | $1 /(\mathrm{n}+1$ ) $\quad$ : Set value |
| Count start condition | Count start flag is set (=1) |
| Count stop condition flag is reset (= 0) |  |
| Interrupt request generation timing | The timer underflows |
| TBiin pin function | Count source input |
| Read from timer | Count value can be read out by reading timer Bi register |
| Write to timer | - When counting stopped <br> When a value is written to timer Bi register, it is written to both reload register and counter <br>  |



Figure 2.10.22 Timer Bi mode register in event counter mode ( $\mathrm{i}=0$ to 2 )

## (3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 2.10.7) Figure 2.10 .23 shows the timer Bi mode register in pulse period/pulse width measurement mode. Figure 2.10.24 shows the operation timing when measuring a pulse period. Figure 2.10.25 shows the operation timing when measuring a pulse width.

Table 2.10.7 Timer specifications in pulse period/pulse width measurement mode

| Item | Specification |
| :--- | :--- |
| Count source | f1, f8, f32, fc32 |
| Count operation | $\bullet$ Up count <br> $\bullet$ <br> - Counter value "000016" is transferred to reload register at measurement <br> pulse's effective edge and the timer continues counting |
| Count start condition | Count start flag is set (= 1) |
| Count stop condition | Count start flag is reset (= 0) |
| Interrupt request generation timing | - When measurement pulse's effective edge is input (Note 1) <br> - When an overflow occurs. (Simultaneously, the timer Bi overflow flag <br> changes to "1". The timer Bi overflow flag changes to "0" when the count <br> start flag is "1" and a value is written to the timer Bi mode register.) |
| TBin pin function | Measurement pulse input |
| Read from timer | When timer Bi register is read, it indicates the reload register's content <br> (measurement result) (Note 2) |
| Write to timer | Cannot be written to |

Notes 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting 2: The value read out from the timer Bi register is indeterminate until the second effective edge is input after the timer


Figure 2.10.23 Timer Bi mode register in pulse period/pulse width measurement mode ( $\mathbf{i}=0$ to 2 )


Figure 2.10.24 Operation timing when measuring a pulse period


Figure 2.10.25 Operation timing when measuring a pulse width

## Reserved register i



Figure 2.10.26 Reserved register $\mathbf{i}(\mathrm{i}=0$ to 2$)$


Figure 2.10.27 Reserved register $\mathbf{i}(i=3$ and 4)


Figure 2.10.28 Reserved register $\mathbf{i}(\mathbf{i}=5)$

## (4) TBOIN noise filter

The input signal of pin TBOIN has the noise filter. The ON/OFF of noise filter and selection of filter clock are set by bits 2 to 4 of the peripheral mode register.

Note: When using the noise filter, set bit 7 of the peripheral mode register according to the main clock frequency.

## Peripheral mode register



Note: The operation of MCU is not guaranteed when $f(X I N)=16 \mathrm{MHz}$.

Figure 2.10.29 Peripheral mode register

### 2.11 Serial I/O

Serial I/O is configured as two units: UART0 and UART2.

### 2.11.1 UARTO and UART2

UART0 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.
Figure 2.11.1 shows the block diagram of UART0 and UART2. Figures 2.11.2 and 2.11.3 show the block diagram of the transmit/receive unit.
UARTi ( $\mathrm{i}=0$ and 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0 and UART2 have almost the same functions.
UART0 and UART2 are almost equal in their functions with minor exceptions. UART2, in particular, is compliant with the SIM interface and ${ }^{2} \mathrm{C}$-BUS interface with some extra settings added in clock-synchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.
Table 2.11.1 shows the comparison of functions of UARTO and UART2, and Figures 2.11.4 to 2.11.14 show the registers related to UARTi.

Table 2.11.1 Comparison of functions of UARTO and UART2

| Function | UART0 | UART2 |  |
| :--- | :--- | :--- | :--- |
| CLK polarity selection | Possible (Note 1) | Possible (Note 1) |  |
| LSB first / MSB first selection | Possible (Note 1) | Possible (Note 2) |  |
| Continuous receive mode selection | Possible (Note 1) | Possible (Note 1) |  |
| Transfer clock output from multiple <br> pins selection | Impossible | Impossible |  |
| Serial data logic switch | Impossible | Possible (Note 4) |  |
| Sleep mode selection | Possible (Note 3) | Impossible |  |
| TxD, RxD I/O polarity switch | Impossible | Possible |  |
| TxD, RxD port output format | CMOS output | N-channel open-drain <br> output |  |
| Parity error signal output | Impossible | Possible (Note 4) |  |
| Bus collision detection | Impossible | Possible |  |

Notes 1: Only when clock synchronous serial I/O mode.
2: Only when clock synchronous serial I/O mode and 8-bit UART mode.
3: Only when UART mode.
4: Using for SIM interface.


Figure 2.11.1 Block diagram of UARTi (i=0 and 2)


Figure 2.11.2 Block diagram of UARTO transmit/receive unit


Figure 2.11.3 Block diagram of UART2 transmit/receive unit


Figure 2.11.4 UARTi transmit buffer register (i=0 and 2)


Figure 2.11.5 UARTi receive buffer register (i=0 and 2)


Figure 2.11.6 UARTi bit rate generator (i=0 and 2)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

UARTO transmit/receive mode register


Figure 2.11.7 UARTO transmit/receive mode register

UART2 transmit/receive mode register


Note: Bit 2 to bit 0 are set to " $0102^{2 "}$ when $\mathrm{I}^{2} \mathrm{C}$ mode is used.

Figure 2.11.8 UART2 transmit/receive mode register


Figure 2.11.9 UARTO transmit/receive control register 0

UART2 transmit/receive control register 0


Notes 1: Set the corresponding port direction register to " 0 ".
2: The settings of the corresponding port register and port direction register are invalid.
3: Only clock synchronous serial I/O mode and 8-bit UART mode are valid.

Figure 2.11.10 UART2 transmit/receive control register 0

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

UART0 transmit/receive control register 1


Figure 2.11.11 UARTO transmit/receive control register 1

UART2 transmit/receive control register 1


Figure 2.11.12 UART2 transmit/receive control register 1

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## UART transmit/receive control register 2



Figure 2.11.13 UART transmit/receive control register 2

UART2 special mode register


Note: Nothing but " 0 " may be written.

Figure 2.11.14 UART2 special mode register

### 2.11.2 Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 2.11.2 and 2.11.3 list the specifications of the clock synchronous serial I/O mode. Figures 2.11.15 and 2.11.16 show the UARTi transmit/receive mode register in clock synchronous serial I/O mode.

Table 2.11.2 Specifications of clock synchronous serial I/O mode (1)

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data length: 8 bits |
| Transfer clock | - When internal clock is selected (bit 3 at addresses 03A016, 037816 = " 0 ") : fi/ $2(\mathrm{n}+1)$ (Note 1) $\quad \mathrm{fi}=\mathrm{f}_{1}, \mathrm{f}_{8}, \mathrm{f}_{3}$ <br> - When external clock is selected (bit 3 at addresses 03A016, 037816=" 1 ") : Input from CLKi pin |
| Transmission/reception control | - CTS function/RTS function/CTS, RTS function chosen to be invalid |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 at addresses 03A516, 037D16) = "1" <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) $=$ " 0 " <br> - When CTS function selected, CTS input level = "L" <br> - Furthermore, if external clock is selected, the following requirements must also be met: <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = "0": <br> CLKi input level = "H" <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = " 1 ": <br> CLKi input level = "L" |
| Reception start condition | - To start reception, the following requirements must be met: <br> - Receive enable bit (bit 2 at addresses 03A516, 037D16) = "1" <br> - Transmit enable bit (bit 0 at addresses 03A516, 037D16) = "1" <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) $=$ " 0 " <br> - Furthermore, if external clock is selected, the following requirements must also be met: <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) $=$ " 0 ": <br> CLKi input level = "H" <br> - CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = "1": <br> CLKi input level = "L" |
| Interrupt request generation timing | - When transmitting <br> - Transmit interrupt cause select bit (bit 0 at address 03B016, bit 4 at address 037D16) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed <br> - Transmit interrupt cause select bit (bit 0 at address 03B016, bit 4 at address 037D16) = "1": Interrupts requested when data transmission from UARTi transfer register is completed <br> - When receiving <br> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed |
| Error detection | - Overrun error (Note 2) <br> This error occurs when the next data is ready before contents of UARTi receive buffer register are read out |

Table 2.11.3 Specifications of clock synchronous serial I/O mode (2)

| Item | Specification |
| :--- | :--- |
| Select function | • CLK polarity selection |
|  | Whether transmit data is output/input at the rising edge or falling edge of the |
|  | transfer clock can be selected |
|  | • LSB first/MSB first selection |
|  | Whether transmission/reception begins with bit 0 or bit 7 can be selected |
|  | • Continuous receive mode selection |
|  | Reception is enabled simultaneously by a read from the receive buffer register |
|  | • Switching serial data logic (UART2) |
|  | Whether to reverse data in writing to the transmission buffer register or |
|  | reading the reception buffer register can be selected. |
|  | •TxD, RxD I/O polarity reverse (UART2) |
|  | This function is reversing TxD port output and RxD port input. All I/O data |
|  | level is reversed. |

Notes 1: " $n$ " denotes the value 0016 to FF16 that is set to the UART bit rate generator.
2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to " 1 ".

UARTO transmit/receive mode register


Figure 2.11.15 UARTO transmit/receive mode registers in clock synchronous serial I/O mode


Figure 2.11.16 UART2 transmit/receive mode register in clock synchronous serial I/O mode

Table 2.11.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 2.11.4 Input/output pin functions in clock synchronous serial I/O mode

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { TxDi } \\ & \text { (P63, P70) } \end{aligned}$ | Serial data output | (Outputs dummy data when performing reception only) |
| $\begin{aligned} & \mathrm{RxDi} \\ & (\mathrm{P} 62, \mathrm{P} 71) \end{aligned}$ | Serial data input | Port P62 and P71 direction register (bits 2 at address 03EE 16, bit 1 at address 03EF 16)= " 0 " <br> (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \text { CLKi } \\ & \text { (P61, P72) } \end{aligned}$ | Transfer clock output | Internal/external clock select bit (bit 3 at address $03 A 016,037816$ ) = 0" |
|  | Transfer clock input | Internal/external clock select bit (bit 3 at address 03A0 16, 037816) = " 1 " Port P61 and P72 direction register (bits 1 at address 03EE 16, bit 2 at address 03EF 16) $=$ " 0 " |
| CTSi/RTSi (P60, P73) | $\overline{\mathrm{CTS}}$ input | $\overline{\text { CTS }} /$ RTS disable bit (bit 4 at address 03A4 16, 037C 16 ) $=$ " 0 " <br> CTS/RTS function select bit (bit 2 at addresses 03A4 16, 037C16) $=$ " 0 " Port P60 and P73 direction register (bits 0 at address 03EE 16, bit 3 at address 03EF 16) $=$ " 0 " |
|  | RTS output | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A4 16, 037C 16 ) $=$ " 0 " <br> CTS/RTS function select bit (bit 2 at address 03A4 16, 037C16) $=$ " 1 " |
|  | Programmable l/O port | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A4 16, 037C16) $=$ " 1 " |

(when transfer clock output from multiple pins and separate $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ pins functions are not selected)


Figure 2.11.17 Typical transmit/receive timings in clock synchronous serial I/O mode

## (1) Polarity select function

As shown in Figure 2.11.18, the CLK polarity select bit (bit 6 at addresses 03A416, 037C16) allows selection of the polarity of the transfer clock.

- When CLK polarity select bit = "0"

- When CLK polarity select bit ="1"


Figure 2.11.18 Polarity of transfer clock

## (2) LSB first/MSB first select function

As shown in Figure 2.11.19, when the transfer format select bit (bit 7 at addresses 03A416, 037C16) = " 0 ", the transfer format is "LSB first"; when the bit = " 1 ", the transfer format is "MSB first".

- When transfer format select bit $=$ " 0 "

- When transfer format select bit = " 1 "


Note: This applies when the CLK polarity select bit $=$ " 0 ".

Figure 2.11.19 Transfer format

## (3) Continuous receive mode

If the continuous receive mode enable bit (bits 2 at address 03B016, bit 5 at address 037D16) is set to " 1 ", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.
(4) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 037D16) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 2.11 .20 shows the example of serial data logic switch timing.


Figure 2.11.20 Serial data logic switch timing

### 2.11.3 Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 and 2.11.6 list the specifications of the UART mode. Figure 2.11.21 and 2.11.22 show the UARTi transmit/receive mode register in UART mode.

Table 2.11.5 Specifications of UART Mode (1)

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected <br> - Start bit: 1 bit <br> - Parity bit: Odd, even, or nothing as selected <br> - Stop bit: 1 bit or 2 bits as selected |
| Transfer clock | - When internal clock is selected (bit 3 at addresses 03A016, $037816=$ " 0 ") : $\mathrm{fi} / 16(\mathrm{n}+1)$ (Note 1) $\mathrm{fi}=\mathrm{f} 1, \mathrm{f} 8, \mathrm{f} 32$ <br> - When external clock is selected (bit 3 at addresses 03A016, $037816=" 1$ ") : fEXT/16(n+1)(Note 1) (Note 2) |
| Transmission/reception control | - $\overline{\mathrm{CTS}}$ function//RTS function/CTS, $\overline{\mathrm{RTS}}$ function chosen to be invalid |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 at addresses 03A516, 037D16) = "1" <br> - Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) $=$ " 0 " <br> - When CTS function selected, CTS input level = "L" |
| Reception start condition | - To start reception, the following requirements must be met: <br> - Receive enable bit (bit 2 at addresses 03A516, 037D16) = "1" <br> - Start bit detection |
| Interrupt request generation timing | - When transmitting <br> - Transmit interrupt cause select bits (bits 0 at address 03B016, bit4 at address 037D16) $=$ " 0 ": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed <br> - Transmit interrupt cause select bits (bits 0 at address 03B016, bit4 at address 037D16) = "1": Interrupts requested when data transmission from UARTi transfer register is completed <br> - When receiving <br> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed |
| Error detection | - Overrun error (Note 3) <br> This error occurs when the next data is ready before contents of UARTi receive buffer register are read out <br> - Framing error <br> This error occurs when the number of stop bits set is not detected <br> - Parity error <br> This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1 's set <br> - Error sum flag <br> This flag is set $(=1)$ when any of the overrun, framing, and parity errors is encountered |

Table 2.11.6 Specifications of UART Mode (2)

| Item | Specification |
| :--- | :--- |
| Select function | • Sleep mode selection (UARTO) |
|  | This mode is used to transfer data to and from one of multiple slave micro- |
|  | computers |
|  | • Serial data logic switch (UART2) |
|  | This function is reversing logic value of transferring data. Start bit, parity bit |
|  | and stop bit are not reversed. |
|  | • TxD, RxD I/O polarity switch |
|  | This function is reversing TxD port output and RxD port input. All I/O data |
|  | level is reversed. |

Notes 1: ' $n$ ' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
2: fEXT is input from the CLKi pin.
3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".

UART0 transmit/receive mode register


Figure 2.11.21 UARTO transmit/receive mode register in UART mode


Figure 2.11.22 UART2 transmit/receive mode register in UART mode

Table 2.11.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the Nchannel open-drain is selected, this pin is in floating state.)

Table 2.11.7 Input/output pin functions in UART mode

| Pin name | Function | Method of selection |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { TxDi } \\ & \text { (P63, P70) } \end{aligned}$ | Serial data output |  |
| $\begin{aligned} & \hline \mathrm{RxDi} \\ & \text { (P62, P71) } \end{aligned}$ | Serial data input | Port P62 and P71 direction register (bit 2 at address 03EE 16, bit 1 at address 03EF 16)= " 0 " <br> (Can be used as an input port when performing transmission only) |
| $\begin{aligned} & \hline \text { CLKi } \\ & \text { (P61, P72) } \end{aligned}$ | Programmable I/O port | Internal/external clock select bit (bit 3 at address 03A0 16, 037816) = " 0 " |
|  | Transfer clock input | Internal/external clock select bit (bit 3 at address 03A0 16, 037816) = "1" Port P61 and P72 direction register (bit 1 at address 03EE 16, bit 2 at address 03EF 16) $=$ " 0 " |
| $\overline{\mathrm{CTSi}} / \overline{\mathrm{RTSi}}$ (P60, P73) | $\overline{\text { CTS input }}$ | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A4 16, 037C16) $=$ " 0 " CTS/RTS function select bit (bit 2 at address 03A4 16, 037C16) $=$ " 0 " Port P60 and P73 direction register (bit 0 at address 03EE 16, bit 3 at address 03EF 16) $=$ " 0 " |
|  | $\overline{\mathrm{RTS}}$ output | $\overline{\mathrm{CTS}} /$ RTS disable bit (bit 4 at address 03A4 16, 037C16) $=$ " 0 " CTS/RTS function select bit (bit 2 at address 03A4 16, 037C 16 ) = " 1 " |
|  | Programmable I/O port | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ disable bit (bit 4 at address 03A4 16, 037C16) $=$ " 1 " |



Figure 2.11.23 Typical transmit/receive timings in UART mode

## <UART2>

- Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)


Note: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.
<UART2, UART0>

- Example of receive timing when transfer data is 8 bits long (parity disabled, one stop bit)


Figure 2.11.23 Typical transmit/receive timings in UART mode

## (1) Sleep mode (UARTO)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTO. The sleep mode is selected when the sleep select bit (bit 7 at address $03 A 016$ ) is set to " 1 " during reception. In this mode, the unit performs receive operation when the MSB of the received data = " 1 " and does not perform receive operation when the MSB = " 0 ".

## (2) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 2.11 .24 shows the example of timing for switching serial data logic.


Figure 2.11.24 Timing for switching serial data logic

## (3) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to " 0 " (not to reverse) for usual use.

## (4) Bus collision detection function and other functions (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 2.11.26 shows the example of detection timing of a buss collision (in UART mode).
And also, bit 5 of the special UART2 mode register is used as the selection bit for auto clear function select bit of enable bit. Setting this bit to " 1 " automatically resets the transmit enable bit to " 0 " when " 1 " is set in the bus collision detection interrupt request bit (nonconformity) (refer to Figure 2.11.25).
Bit 6 of the special UART2 mode register is used as the transmit start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal (refer to Figure 2.11.26).


Figure 2.11.25 Detection timing of a bus collision (in UART mode)


Figure 2.11.26 Some other functions

### 2.11.4 Clock-asynchronous serial I/O mode (compliant with the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Tables 2.11.8 and 2.11.9 show the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).
Table 2.11.8 Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface) (1)

| Item | Specification |
| :---: | :---: |
| Transfer data format | - Transfer data 8-bit UART mode (bit 2 through bit 0 of address $037816=$ " 1012 ") <br> - One stop bit (bit 4 of address $037816=$ " 0 ") <br> - With the direct format chosen <br> Set parity to "even" (bit 5 and bit 6 of address $037816=$ " 1 " and " 1 " respectively) <br> Set data logic to "direct" (bit 6 of address 037D16 = "0"). <br> Set transfer format to LSB (bit 7 of address 037C $16=$ " 0 "). <br> - With the inverse format chosen <br> Set parity to "odd" (bit 5 and bit 6 of address $037816=$ " 0 " and " 1 " respectively) <br> Set data logic to "inverse" (bit 6 of address 037D $16=$ " 1 ") <br> Set transfer format to MSB (bit 7 of address 037C16 = "1") |
| Transfer clock | - With the internal clock chosen (bit 3 of address $037816=$ " 0 ") : fi $/ 16(\mathrm{n}+1)$ (Note 1) : fi=f1, f8, f32 <br> - With an external clock chosen (bit 3 of address $037816=$ " 1 ") : fext $/ 16$ ( $n+1$ ) (Note 1) (Note 2 ) |
| Transmission / reception control | - Disable the CTS and RTS function (bit 4 of address 037C16 = "1") |
| Other settings | - The sleep mode select function is not available for UART2 <br> - Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D16 = "1") |
| Transmission start condition | - To start transmission, the following requirements must be met: <br> - Transmit enable bit (bit 0 of address 037D16) = "1" <br> - Transmit buffer empty flag (bit 1 of address 037D16) = " 0 " |
| Reception start condition | - To start reception, the following requirements must be met: <br> - Reception enable bit (bit 2 of address 037D16) = " 1 " <br> - Detection of a start bit |
| Interrupt request generation timing | - When transmitting <br> When data transmission from the UART2 transfer register is completed (bit 4 of address 037D16 = " 1 ") <br> - When receiving <br> When data transfer from the UART2 receive register to the UART2 receive buffer register is completed |

Table 2.11.9 Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface) (2)

| Item | Specification |
| :---: | :---: |
| Error detection | - Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 3) |
|  | - Framing error (see the specifications of clock-asynchronous serial I/O) |
|  | - Parity error (see the specifications of clock-asynchronous serial I/O) |
|  | - On the reception side, an "L" level is output from the TxD2 pin by use of the parity error |
| signal output function (bit 7 of address $037 D 16=$ "1") when a parity error is detected |  |
|  | - On the transmission side, a parity error is detected by the level of input to |
| the RxD2 pin when a transmission interrupt occurs |  |
|  | - The error sum flag (see the specifications of clock-asynchronous serial I/O) |

Notes 1: ' $n$ ' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.
2: fEXT is input from the CLK2 pin.
3: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to " 1 ".


Figure 2.11.27 Typical transmit/receive timing in UART mode (compliant with the SIM interface)
(1) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D16) assigned " 1 ", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 2.11.28 shows the output timing of the parity error signal.


Figure 2.11.28 Output timing of the parity error signal

## (2) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, Do data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.
Figure 2.11.29 shows the SIM interface format.


Figure 2.11.29 SIM interface format
Figure 2.11 .30 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.


Figure 2.11.30 Connecting the SIM interface

### 2.11.5 UART2 Special Mode Register

The UART2 special mode register (address 037716) is used to control UART2 in various ways. Figure 2.11.31 shows the UART2 special mode register.

UART2 special mode register


Note: Nothing but "0" may be written.

Figure 2.11.31 UART2 special mode register

Table 2.11.10 Features in $\mathrm{I}^{2} \mathrm{C}$ mode

|  | Function | Normal mode | I$^{2}$ C mode |
| :--- | :--- | :--- | :--- |
| 1 | Factor of interrupt number 10 | Bus collision detection | Start condition detection or stop <br> condition detection (Note) |
| 2 | Factor of interrupt number 15 | UART2 transmission | No acknowledgment detection (NACK) (Note) |
| 3 | Factor of interrupt number 16 | UART2 reception | Acknowledgment detection (ACK) (Note) |
| 4 | UART2 transmission output delay | Not delayed | Delayed |
| 5 | P70 at the time when UART2 is in use | TxD2 (output) | SDA1 (input/output) (Note 3) |
| 6 | P71 at the time when UART2 is in use | RxD2 (input) | SCL1 (input/output) (Note 3) |
| 7 | P72 at the time when UART2 is in use | CLK2 (CMOS) | SCL2 (N-channel open-drain) (Note 3) |
| 8 | DMA1 factor at the time when 1101 <br> is assigned to the DMA request factor <br> selection bits | UART2 reception | Acknowledgment detection (ACK) |
| 9 | Noise filter width | 15 ns | 50 ns |
| 10 | Reading P71/P72 | Reading the terminal <br> when 0 is assigned to <br> the direction register | Reading the terminal regardless of the <br> value of the direction register (Note 3) |
| 11 | Initial value of UART2 output | H level (when 0 is <br> assigned to the CLK <br> polarity select bit) | The value set in latch P7 o/P67 when the port <br> is selected (Note 3) |
| 12 | P67 input/output | P67 (CMOS) | SDA2 (N-channel open-drain) (Note 3) |

Notes 1: Make the settings given below when $I^{2} \mathrm{C}$ mode is in use.
Set 010 in bits 2, 1, 0 of the UART2 transmission-reception mode register. Disable the RTS/CTS function.
Choose the LSB First function. Follow the steps given below to switch from a factor to another.

2: Follow the steps given below to switch from a factor to another.

1. Disable the interrupt of the corresponding number
2. Switch from a factor to another.
3. Reset the interrupt request flag of the corresponding number
4. Set an interrupt level of the corresponding number
3: In $I^{2} \mathrm{C}$ mode and when setting as $I^{2} \mathrm{C}$-BUS interface ports.

In the first place, the control bits related to the $\mathrm{I}^{2} \mathrm{C}$-BUS interface are explained.
Setting 1 in the $I^{2} \mathrm{C}$ mode selection bit (bit 0 ) goes the circuit to achieve the $I^{2} \mathrm{C}$-BUS (simplified $\mathrm{I}^{2} \mathrm{C}$-BUS) interface effective. Table 2.11 .10 shows the relation between the $I^{2} C$ mode selection bit and respective control workings.
Since this function uses clock-synchronous serial I/O mode, be sure to set this bit to " 0 " in UART mode. Figure 2.11 .32 shows the functional block diagram for $I^{2} \mathrm{C}$ mode. Setting " 1 " in the $\mathrm{I}^{2} \mathrm{C}$ mode selection bit (IICM) causes ports $\mathrm{P} 70, \mathrm{P} 67, \mathrm{P} 7_{1}$, and $\mathrm{P} 7_{2}$ selected by bits 0 and 1 of the peripheral mode register (address 027D ${ }_{16}$ ) to work as data transmission-reception terminals; SDA1, SDA2, clock input-output terminals; SCL1, SCL2 respectively. A delay circuit is added to the SDA transmission output, so the SDA output changes after SCL fully goes to L. An attempt to read Port P71 (SCL1), P72 (SCL2) results in getting the terminal's level regardless of the content of the port direction register. The initial value of SDA transmission output in this mode goes to the value set in port ( $\mathrm{P} 7_{0}$ when using SDA1, $\mathrm{P} 6_{7}$ when using SDA2, P7o when using both SDA1 and SDA2). The interrupt factors of the bus collision detection interrupt, UART ${ }_{2}$ transmission interrupt, and of UART2 reception interrupt turn to the start/stop condition detection interrupt, acknowledgment non-detection (NACK) interrupt, and acknowledgment detection (ACK) interrupt respectively.
The start condition detection interrupt refers to the interrupt that occurs when the falling edge of the SDA terminal is detected with the SCL terminal staying "H." The stop condition detection interrupt refers to the interrupt that occurs when the rising edge of the SDA terminal is detected with the SCL terminal staying "H". The bus busy flag (bit 2 of the special UART2 mode register) is set to " 1 " by the start condition detection, and set to " 0 " by the stop condition detection. The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal's level is detected still staying " H " at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal's level is detected already went to " L " at the 9th transmission clock. Also, assigning 1101 (UART2 reception) to the DMA1 request factor selection bits provides the means to start up the DMA transfer by the effect of acknowledgment detection.


Figure 2.11.32 Functional block diagram for $I^{2} \mathrm{C}$ mode

Bit 1 of the special UART2 mode register ( $0377_{16}$ ) is used as the arbitration lost detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detection flag is located at bit 3 of the UART2 reception buffer register ( $037 \mathrm{~F}_{16}$ ), and " 1 " is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. Setting this bit to " 1 " sets the flag for each byte. When detecting nonconformity, the arbitration lost detecting flag is set to " 1 " at the falling edge of the ninth clock. To update the flag, be sure to determinate the flag and set " 0 " to it until the next 1-byte transfer starts after the detection of first-byte acknowledge.
Bit 3 of the UART2 special mode register is used as SCL L sync output enable bit. Setting this bit to "1" resets the data register of port ( P 71 when using SCL1, $\mathrm{P} 7_{2}$ when using SCL2, $\mathrm{P} 7_{1}$ when using both SCL1 and SCL2) to " 0 " in synchronization with the SCL terminal's level going to " L ."

### 2.11.6 Simple $I^{2} C-B U S$ interface

The I/O ports ( $\mathrm{P} 67, \mathrm{P} 7_{0}$ to $\mathrm{P} 7_{2}$ ) function as $\mathrm{I}^{2} \mathrm{C}$-BUS interface ports. These ports are set by bits 0 and 1 of the peripheral mode register (see Figure 2.10.33).


Figure 2.11.33 $I^{2} \mathrm{C}$-BUS interface port control

### 2.12 A-D Converter

The A-D converter consists of one 8-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P 102 to P 107 also function as the analog signal input pins. The direction registers of these pins for $\mathrm{A}-$ D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the AD converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF. The result of A-D conversion is stored in the A-D registers of the selected pins.
Table 2.12.1 shows the performance of the A-D converter. Figure 2.12 .1 shows the block diagram of the AD converter, and Figures 2.12.2 to 2.12.5 show the A-D converter-related registers.

Table 2.12.1 Performance of A-D converter

| Item | Performance |
| :---: | :---: |
| Method of A-D conversion | Successive approximation (capacitive coupling amplifier) |
| Analog input voltage (Note 1) | OV to AVcc (Vcc) |
| Operating clock $\phi$ AD (Note 2) | fAD/divide-by-2 of fAD/divide-by-4 of fAD, fAD $=\mathrm{f}(\mathrm{XIN})$ |
| Resolution | 8-bit |
| Absolute precision | $\mathrm{Vcc}=5 \mathrm{~V} \quad$ - Without sample and hold function: $\pm 5 \mathrm{LSB}$ <br> - With sample and hold function: $\pm 5$ LSB |
| Operating modes | One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1 |
| Analog input pins | 6 pins (AN0 to AN5) |
| A-D conversion start condition | - Software trigger A-D conversion starts when the A-D conversion start flag changes to "1" |
| Conversion speed per pin | - Without sample and hold function 49 фAD cycles <br> - With sample and hold function 28 фAD cycles |

Notes 1: Does not depend on use of sample and hold function.
2: Divide the frequency if $f(X I N)$ exceeds 10 MHz , and make $\phi A D$ frequency equal to 10 MHz . Without sample and hold function, set the QAD frequency to 250 kHz min.
With the sample and hold function, set the $\phi A D$ frequency to 1 MHz min.


Figure 2.12.1 Block diagram of A-D converter

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.12.2 A-D control register 0


Figure 2.12.3 A-D control register 1

ELECTRIC


Figure 2.12.4 A-D control register 2


Figure 2.12.5 A-D register $\mathrm{i}(\mathrm{i}=0$ to 5 )

### 2.12.1 One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 2.12 .2 shows the specifications of one-shot mode. Figures 2.12 .6 and 2.12 .7 show the A-D control register in one-shot mode.

Table 2.12.2 One-shot mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pin selected by the analog input pin select bit is used for one A-D conversion |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | - End of A-D conversion <br> - Writing "0" to A-D conversion start flag <br> Interrupt request generation timing |
| End of A-D conversion |  |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |



Figure 2.12.6 A-D control register 0 in one-shot mode

A-D control register 1 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 2.12.7 A-D control register 1 in one-shot mode

### 2.12.2 Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 2.12.3 shows the specifications of repeat mode. Figures 2.12 .8 and 2.12 .9 show the A-D control register in repeat mode.
Table 2.12.3 Repeat mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pin selected by the analog input pin select bit is used for repeated A-D <br> conversion |
| Star condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | One of ANo to AN5, as selected |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |

## A-D control register 0 (Note)



Notes 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.
2: When changing A-D operation mode, it is necessary to set analog input pins again.

Figure 2.12.8 A-D conversion register 0 in repeat mode


Figure 2.12.9 A-D conversion register 1 in repeat mode

### 2.12.3 Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 2.12 .4 shows the specifications of single sweep mode. Figures 2.12 .10 and 2.12.11 show the A-D control register in single sweep mode.

Table 2.12.4 Single sweep mode specifications

| Item | Specification |
| :--- | :--- |
| Function | The pins selected by the A-D sweep pin select bit are used for one-by-one A-D <br> conversion |
| Start condition | Writing "1" to A-D converter start flag |
| Stop condition | - End of A-D conversion <br> - Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | End of A-D conversion |
| Input pin | ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin |



Figure 2.12.10 A-D control register 0 in single sweep mode


Figure 2.12.11 A-D control register 1 in single sweep mode

### 2.12.4 Repeat sweep mode 0

In repeat sweep mode 0 , the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 2.12 .5 shows the specifications of repeat sweep mode 0 . Figures 2.12.12 and 2.12.13 show the A-D control register in repeat sweep mode 0 .

Table 2.12.5 Repeat sweep mode 0 specifications

| Item | Specification |
| :--- | :--- |
| Function | The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D <br> conversion |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

A-D control register 0 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 2.12.12 A-D control register 0 in repeat sweep mode 0


Figure 2.12.13 A-D control register 1 in repeat sweep mode 0

### 2.12.5 Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 2.12 .6 shows the specifications of repeat sweep mode 1. Figures 2.12.14 and 2.12.15 show the A-D control register in repeat sweep mode 1.

Table 2.12.6 Repeat sweep mode 1 specifications

| Item | Specification |
| :--- | :--- |
| Function | All pins perform repeat sweep A-D conversion, with emphasis on the pin or <br> pins selected by the A-D sweep pin select bit <br> Example $: A N_{0}$ selected $A N_{0} \rightarrow A N_{1} \rightarrow A N_{0} \rightarrow A N_{2} \rightarrow A N_{0} \rightarrow A N_{3}$, etc |
| Start condition | Writing "1" to A-D conversion start flag |
| Stop condition | Writing "0" to A-D conversion start flag |
| Interrupt request generation timing | None generated |
| Input pin | ANo (1 pin), ANo and AN 1 (2 pins) |
| Reading of result of A-D converter | Read A-D register corresponding to selected pin (at any time) |

A-D control register 0 (Note)


Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate.

Figure 2.12.14 A-D control register 0 in repeat sweep mode 1


Figure 2.12.15 A-D control register 1 in repeat sweep mode 1

### 2.12.6 Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to " 1 ". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 pAD cycle is achieved. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

### 2.13 D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.
D-A conversion is performed when a value is written to the corresponding $D-A$ register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.
Output analog voltage ( V ) is determined by a set value ( n : decimal) in the D-A register.

$$
\begin{aligned}
& \mathrm{V}=\text { VREF } \mathrm{Xn} \mathrm{n} / 256(\mathrm{n}=0 \text { to } 255) \\
& \text { VREF : reference voltage }
\end{aligned}
$$

Table 2.13.1 lists the performance of the D-A converter. Figure 2.13 .1 shows the block diagram of the D-A converter. Figure 2.13 .2 shows the A-D control register, Figure 2.13 .3 shows the D-A register and Figure 2.13.4 shows the D-A converter equivalent circuit.

Table 2.13.1 Performance of D-A converter

| Item |  |
| :--- | :--- |
| Conversion method | R-2R method |
| Resolution | 8 bits |
| Analog output pin | 2 channels |



Figure 2.13.1 Block diagram of D-A converter

## D-A control register

|  | Symbol DACON | Address 03DC16 | When reset 0016 |  |
| :---: | :---: | :---: | :---: | :---: |
| , | Bit symbol | Bit name | Function | RiW |
|  | DA0E | D-A0 output enable bit | 0 : Output disabled <br> 1 : Output enabled | O |
|  | DA1E | D-A1 output enable bit | 0 : Output disabled <br> 1 : Output enabled | $\bigcirc$ |
|  | Nothing is assigned. <br> In an attempt to write to these bits, write " 0 ." The value, if read, turns out to be " 0 ." |  |  | - |

Figure 2.13.2 D-A control register


Figure 2.13.3 D-A register $\mathbf{i}(\mathrm{i}=0$ and 1$)$


Figure 2.13.4 D-A converter equivalent circuit

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14 Data Slicer

This microcomputer includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync chip's polarity negative is input to the CVIN pin.

When the data slicer function is not used, the data slicer circuit and the timing signal generating circuit can be cut off by setting bit 0 of the data slicer control register 1 (address 026016 ) to " 0 ." These settings can realize the low-power dissipation.

Note: When using the data slicer, set bit 7 of the peripheral mode register (address 027D16) according to the main clock frequency.


Figure 2.14.1 Data slicer block diagram

### 2.14.1 Notes when not Using Data Slicer

When bit 0 of data slicer control register 1 (address 026016) is " 0 ," terminate the pins as shown in Figure 2.14.2

```
<When data slicer circuit and timing signal generating circuit is in OFF state>
```

Apply the same voltage as Vcc to AVcc pin.

Leave HLF pin open.

Leave Vhold pin open.

Pull-up CVIN pin to Vcc through
a resistor of $5 \mathrm{k} \Omega$ or more.


Figure 2.14.2 Termination of data slicer input/output pins when data slicer circuit and timing generating circuit is in OFF state
When both bits 0 and 2 of data slicer control register 1 (address 026016 ) are " 1 ," terminate the pins as shown in Figure 2.14.3.
<When using a reference clock generated in timing signal generating circuit as OSD clock>

Apply the same voltage as Vcc to AVcc pin.

Connect the same external circuit as when using data slicer to HLF pin.

Leave Vhold pin open.

Pull-up CVIN to Vcc through a resistor of $5 \mathrm{k} \Omega$ or more.


Figure 2.14.3 Termination of data slicer input/output pins when timing signal generating circuit is in ON state

Figures 2.14.4 and 2.14.5 the data slicer control registers.

Data slicer control register 1


| Bit symbol | Bit name | Function | R |
| :---: | :--- | :--- | :---: |
| DSC10 | Data slicer and timing signal <br> generating circuit control bit | $0:$ Stopped <br> $1:$ Operating | O O |
| DSC11 | Selection bit of data slice reference <br> voltage generating field | $0:$ F2 <br> $1:$ F1 | O O |
| DSC12 | Reference clock source <br> selection bit | $0:$ Video signal <br> $1:$ HsYnc signal | O O |
| Reserved bits | Must always be set to "0" | 0 | O |



Figure 2.14.4 Data slicer control register 1


Figure 2.14.5 Data slicer control register 2

# MITSUBISHI MICROCOMPUTERS 

M306V0ME-XXXFP M306V0EEFP

### 2.14.2 Clamping Circuit and Low-pass Filter

The clamp circuit clamps the sync chip part of the composite video signal input from the CVIN pin. The lowpass filter attenuates the noise of clamped composite video signal. The CVIN pin to which composite video signal is input requires a capacitor ( 0.1 mF ) coupling outside. Pull down the CVIN pin with a resistor of hundreds of kiloohms to $1 \mathrm{M} \Omega$. In addition, we recommend to install externally a simple low-pass filter using a resistor and a capacitor at the CVIn pin (refer to Figure 2.14.1).

### 2.14.3 Sync Slice Circuit

This circuit takes out a composite sync signal from the output signal of the low-pass filter.

### 2.14.4 Synchronous Signal Separation Circuit

This circuit separates a horizontal synchronous signal and a vertical synchronous signal from the composite sync signal taken out in the sync slice circuit.
(1) Horizontal synchronous signal (Hsep)

A one-shot horizontal synchronizing signal Hsep is generated at the falling edge of the composite sync signal.
(2) Vertical synchronous signal (Vsep)

As a Vsep signal generating method, it is possible to select one of the following 2 methods by using bit 4 of the data slicer control register 2 (address 026116).
-Method 1 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, a Vsep signal is generated in synchronization with the rising of the timing signal immediately after this " $L$ " level.
-Method 2 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the "L" level period of the timing signal immediately after this "L" level. If a falling exists, a Vsep signal is generated in synchronization with the rising of the timing signal (refer to Figure 2.14.6).

Figure 2.14.6 shows a Vsep generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.
Reading bit 5 of data slicer control register 2 permits determinating the shape of the V-pulse portion of the composite sync signal. As shown in Figure 2.14.7, when the A level matches the B level, this bit is " 0. ." In the case of a mismatch, the bit is " 1 ."


Figure 2.14.6 Vsep generating timing (method 2)

### 2.14.5 Timing Signal Generating Circuit

This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 1 (address 026016) to "1."
The reference clock can be used as a display clock for OSD function in addition to the data slicer. The HSYNC signal can be used as a count source instead of the composite sync signal. However, when the HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 2 of data slicer control register 1 (address 026016).
For the pins HLF, connect a resistor and a capacitor as shown in Figure 2.14.1 Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be generated.

Note: It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals, Hsep signals and $V$ sep signals become unstable. For this reason, take stabilization time into consideration when programming.


Figure 2.14.7 Determination of v-pulse waveform

# MITSUBISHI MICROCOMPUTERS 

M306VOME-XXXFP M306V0EEFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.6 Data Slice Line Specification Circuit

(1) Specification of data slice line

This circuit decides a line on which caption data is superimposed. The line 21 (fixed), 1 appropriate line for a period of 1 field (total 2 line for a period of 1 field), and both fields (F1 and F2) are sliced their data. The caption position register (address 026616) is used for each setting (refer to Table 2.14.1). The counter is reset at the falling edge of Vsep and is incremented by 1 every Hsep pulse. When the counter value matched the value specified by bits 4 to 0 of the caption position register, this Hsep is sliced.
The values of " 0016 " to " 1 F16" can be set in the caption position register (at setting only 1 appropriate line). Figure 2.14 .8 shows the signals in the vertical blanking interval. Figure 2.14 .9 shows the caption position register.

## (2) Specification of line to set slice voltage

The reference voltage for slicing (slice voltage) is generated for the clock run-in pulse in the particular line (refer to Table 2.14.1). The field to generate slice voltage is specified by bit 1 of data slicer control register 1 . The line to generate slice voltage 1 field is specified by bits 6,7 of the caption position register (refer to Table 2.14.1).

## (3) Field determination

The field determination flag can be read out by bit 3 of data slicer control register 2 . This flag change at the falling edge of $V$ sep.


Figure 2.14.8 Signals in vertical blanking interval

Caption position register
b7 b6 b5 b4 b3 b2 b1 b0


## Figure 2.14.9 Caption position register

Table 2.14.1 Specification of data slice line

| CPS |  | Field and Line to Be Sliced Data | Field and Line to Generate Slice Voltage |
| :---: | :---: | :---: | :---: |
| b7 | b6 |  |  |
| 0 | 0 | - Both fields of F1 and F2 <br> - Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2) | - Field specified by bit 1 of DSC1 <br> - Line 21 (total 1 line) |
| 0 | 1 | - Both fields of F1 and F2 <br> - A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3) | - Field specified by bit 1 of DSC1 <br> - A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3) |
| 1 | 0 | - Both fields of F1 and F2 <br> - Line 21 (total 1 line) | - Field specified by bit 1 of DSC1 <br> - Line 21 (total 1 line) |
| 1 | 1 | - Both fields of F1 and F2 <br> - Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2) | - Field specified by bit 1 of DSC1 <br> - Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2) |

Notes 1: DSC is data slicer control register 1.
CPS is caption position register.
2: Set "0016" to " 1016 " to bits 4 to 0 of CPS.
3: Set "0016" to " $1 \mathrm{~F}_{16}$ " to bits 4 to 0 of CPS.

### 2.14.7 Reference Voltage Generating Circuit and Comparator

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.

## (1) Reference voltage generating circuit

This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in pulse in line specified by the data slice line specification circuit. Connect a capacitor between the VHOLD pin and the Vss pin, and make the length of wiring as short as possible so that a leakage current may not be generated.

## (2) Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.

### 2.14.8 Start Bit Detecting Circuit

This circuit detects a start bit at line decided in the data slice line specification circuit.
The detection of a start bit is described below.
(1) A sampling clock is generated by dividing the reference clock output by the timing signal.
(2) A clock run-in pulse is detected by the sampling clock.
(3) After detection of the pulse, a start bit pattern is detected from the comparator output.

### 2.14.9 Clock Run-in Determination Circuit

This circuit determinates clock run-in by counting the number of pulses in a window of the composite video signal.
The reference clock count value in one pulse cycle is stored in bits 3 to 7 of the clock run-in detect register (address 026916). Read out these bits after the occurrence of a data slicer interrupt (refer to 2.14.12 Interrupt request generating circuit).
Figure 2.14.10 shows the structure of clock run-in detect register.


Figure 2.14.10 Clock run-in detect register

### 2.14.10 Data Clock Generating Circuit

This circuit generates a data clock synchronized with the start bit detected in the start bit detecting circuit. The data clock stores caption data to the 16 -bit shift register. When the 16 -bit data has been stored and the clock run-in determination circuit determines clock run-in, the caption data latch completion flag is set. This flag is reset at a falling of the vertical synchronous signal (Vsep).

Data clock position register


Figure 2.14.11 Data clock position register

### 2.14.11 16-bit Shift Register

The caption data converted into a digital value by the comparator is stored into the 16 -bit shift register in synchronization with the data clock. The contents of the stored caption data can be obtained by reading out the caption data register 1 (addresses 026316, 026216) and caption data register 2 (addresses 026516, 026416). These registers are reset to " 0 " at a falling of $V$ sep. Read out data registers 1 and 2 after the occurrence of a data slicer interrupt (refer to "2.14.12 Interrupt request generating circuit)".

### 2.14.12 Interrupt Request Generating Circuit

The interrupt requests as shown in Table 2.14.3 are generated by combination of the following bits; bits 6 and 7 of the caption position register (address 026616). Read out the contents of data registers 1, 2 and the contents of bits 3 to 7 of the clock run-in detect register after the occurrence of a data slicer interrupt request.

Table 2.14.2 Contents of caption data latch completion flag and 16-bit shift register

| Slice Line Specification Mode |  | ContentsofCaptionDataLatchCompletionFlag |  | Contents of 16-bit Shift Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 7 | bit 6 | Completion Flag 1 <br> (bit 0 of DSC2) | Completion Flag 2 <br> (bit 5 of CPS) | Caption Data <br> Register 1 | Caption Data <br> Register 2 |
| 0 | 0 | Line 21 | A line specified by <br> bits 4 to 0 of CPS | 16-bit data of line 21 | 16-bit data of a line specified <br> by bits 4 to 0 of CPS |
| 0 | 1 | A line specified by <br> bits 4 to 0 of CPS | Invalid | 16 -bit data of a line specified <br> by bits 4 to 0 of CPS | Invalid |
| 1 | 0 | Line 21 | Invalid | 16 -bit data of line 21 | Invalid |
| 1 | 1 | Line 21 | A line specified by <br> bits 4 to 0 of CPS | 16 -bit data of line 21 | 16 -bit data of a line specified <br> by bits 4 to 0 of CPS |

CPS: Caption position register
DSC2: Data slicer control register 2

Table 2.14.3 Occurrence sources of Interrupt request

| CPS |  | Occurrence Sources of Interrupt Request at End of Data Slice Line |
| :---: | :---: | :--- |
| 0 | b7 |  |
|  |  |  |
| 0 | 1 | After a line specified by bits 4 to 0 of CPS |
|  | 0 | After slicing line 21 |
|  | 1 | After slicing line 21 |

CPS: Caption position register

Data slicer reserved register $\mathrm{i}(\mathrm{i}=1,2)$

|  | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Symbol |  | When reset |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $026816$ | $0016$ |  |  |
|  |  |  | ! |  | ' |  | , | DR2 | 026716 | 0016 |  |  |
|  |  |  |  |  |  |  |  | Bit symbol | Bit name | Description | R | W |
|  |  |  |  |  |  |  |  | Reserved bits |  | Mest always be set to "0" | $\bigcirc$ | $\bigcirc$ |

Figure 2.14.12 Data slicer reserved register $\mathbf{i}(i=1,2)$

### 2.15 Hsync Counter

The synchronous signal counter counts HsYnc from HsYnc count input pins (HC0/P75, HC1/P77) as a count source.
The count value in a certain time ( T time; $1024 \mu \mathrm{~s}, 2048 \mu \mathrm{~s}, 4096 \mu \mathrm{~s}$ and $8192 \mu \mathrm{~s}$ ) divided system clock $\mathbf{f} 32$ is stored into the 8 -bit latch.
Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "FF16," "FF16" is stored into the latch.
The latch value can be obtained by reading out the Hsync counter latch (address 027F16). A count source and count update cycle ( T time) are selected by bits 0,3 and 4 of the Hsync counter register.
Figure 2.15.1 shows the HsYNc counter and Figure 2.15 .2 shows the synchronous signal counter block diagram.

Note: When using the Hsync counter, set bit 7 of the peripheral mode register (address 027D16) according to the main clock frequency.


Figure 2.15.1 HSYNC counter register


Figure 2.15.2 HsYNC counter block diagram

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

## SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER

 and ON-SCREEN DISPLAY CONTROLLER
### 2.16 OSD Functions

Table 2.16.1 outlines the OSD functions of this microcomputer. This OSD function can display the following: the block display ( 32 characters $\times 16$ lines or 42 characters $\times 16$ lines) and the SPRITE display, and can display the both display at the same time. There are 3 display modes and they are selected by a block unit. The display modes are selected by block control register $i(i=1$ to 16 ). The features of each display are described below.

Note: When using OSD function, select "No-division mode" as BCLK operating mode and set the main clock frequency to $\mathrm{f}(\mathrm{XiN})=10 \mathrm{MHz}$.

Table 2.16.1 Features of each display style

| Display style <br> Parameter |  | Block display |  |  |  | SPRITE display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CC mode(Closed caption mode) | OSD mode(On-screen display mode) |  | CDOSD mode (Color dot on-screen display mode) |  |
|  |  | OSDS mode | OSDL mode |  |  |
| Number of did | splay characters |  | 32 characters $\times 16$ lines $/ 42$ characters $\times 16$ lines |  |  |  | 1 character |
| Dot structure |  | $\begin{aligned} & \text { (Character display area: } \\ & \qquad 16 \times 26 \text { dots) } \end{aligned}$ |  | $24 \times 32$ dots | $16 \times 26$ dots | $16 \times 20$ dots |
| Kinds of character ROM | $\begin{aligned} & \text { OSDL } \\ & \text { enable mode } \end{aligned}$ | 254 kinds |  | 254 kinds | 62 kinds | 1 kind |
|  | OSDL disable mode | 508 kinds | 254 kinds | $\underline{\square}$ | 62 kinds | 1 kind |
| Font memory |  | ROM |  |  |  | RAM |
| Kinds of character sizes |  | 4 kinds | 14 kinds | 12 kinds | 14 kinds | 8 kinds |
| (See note 1) | Pre-divide ratio (Note) | $\times 1, \times 2$ | $\times 1, \times 2, \times 3$ |  |  | $\times 1, \times 2$ |
|  | Dot size | $\begin{aligned} & 1 \mathrm{Tc} \times 1 / 2 \mathrm{H}, \\ & 1 \mathrm{Tc} \times 1 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{TC} \times 1 / 2 \mathrm{H}, \\ & 1 \mathrm{TC} \times 1 \mathrm{H}, \\ & 1.5 \mathrm{TC} \times 1 / 2 \mathrm{H}, \\ & 1.5 \mathrm{TC} \times 1 \mathrm{H}, \\ & 2 \mathrm{TC} \times 2 \mathrm{H}, \\ & 3 \mathrm{TC} \times 3 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{TC} \times 1 / 2 \mathrm{H}, \\ & 1 \mathrm{TC} \times 1 \mathrm{H}, \\ & 2 \mathrm{TC} \times 2 \mathrm{H}, \\ & 3 \mathrm{TC} \times 3 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{TC} \times 1 / 2 \mathrm{H}, \\ & 1 \mathrm{TC} \times 1 \mathrm{H}, \\ & 1.5 \mathrm{TC} \times 1 / 2 \mathrm{H}, \\ & 1.5 \mathrm{TC} \times 1 \mathrm{H}, \\ & 2 \mathrm{TC} \times 2 \mathrm{H}, \\ & 3 \mathrm{TC} \times 3 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{TC} \times 1 / 2 \mathrm{H}, \\ & 1 \mathrm{TC} \times 1 \mathrm{H}, \\ & 2 \mathrm{TC} \times 2 \mathrm{H}, \\ & 3 \mathrm{TC} \times 3 \mathrm{H} \end{aligned}$ |
| Attribute |  | Smooth italic, under line, flash | Border |  | - |  |
| Character font coloring |  | 1 screen: 8 kinds (a character unit) Max. 64 kinds | 1 screen: 16 kinds (a character unit) Max. 64 kinds |  | 1 screen: 8 kinds (a dot unit) (only specified dots are colored by a character unit) Max. 64 kinds | 1 screen: 8 kinds (a dot unit) Max. 64 kinds |
| Character background coloring |  | Possible (a character unit, 1 screen: 4 kinds, Max. 64 kinds) | Possible (a character unit, 1 screen: 16 kinds, Max. 64 kinds) |  | - |  |
| Display layer |  | Layer 1 | Layer 1 and layer 2 |  |  | Layer 3 (with highest priority) |
| OSD output (See note 2) |  | Analog R, G, B output (each 4 adjustment levels: 64 colors), Digital OUT1, OUT2 output |  |  |  |  |
| Raster coloring |  | Possible (a screen unit, max 64 kinds) |  |  |  |  |
| Other function (See note 3) |  | Auto solid space function | Triple layer OSD function, window function, blank function |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Display expansion (multiline display) |  | Possible |  |  |  |  |

Notes 1: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.
2: The character size is specified with dot size and pre-divide ratio (refer to "2.16.3 Dot Size").
3: As for SPRITE display, the window function does not operate.
4: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The OSD circuit has an extended display mode. This mode allows multiple lines (16 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 2.16.1 shows the configuration of OSD character display area. Figure 2.16 .2 shows the block diagram of the OSD circuit. Figure 2.16.3 shows the OSD control register 1. Figure 2.16 .4 shows the block control register i.


Figure 2.16.1 Configuration of OSD character display area

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.16.2 Block diagram of OSD circuit

OSD control register 1


Notes 1 : Even this bit is switched during display, the display screen remains unchanged until a rising (falling) of the next Vsync.
2 : Shadow border is output at right and bottom side of the font.
3 : OUT2 is always ORed, regardless of values of these bits.

Figure 2.16.3 OSD control register 1

Block control register i


Symbol
$B C i(i=1$ to 16$)$

Address
021016 to 021F16

When reset Indeterminate

| Bit symbol | Bit name |  |  |  |  |  | unction | R ! W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCi_0 | Display mode selection bits |  | b0 b1 | b0 |  | Functions |  | O |
|  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned} 1$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Display OFF <br> OSDS mode (No bordered) CC mode <br> CDOSD mode <br> Do not set <br> OSDS mode (Bordered) OSDP mode (Bordered) <br> Do not set |  |  |  |
| BCi_1 |  |  |  |  |  |  |  | O:O |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| BCi_2 |  |  |  |  |  |  |  | O |
| BCi_3 | Dot size selection bits | b6 | b5 | b4 | b3 | Pre-divide ratio | Dot size | 0 |
|  |  | 0 | 0 | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 0 \\ 1 \\ \hline \end{array}$ | + $\times 1 \begin{aligned} & 1 T \\ & 1 T \\ & 1 T \\ & 2 T \\ & \\ & 3 T\end{aligned}$ | $\begin{aligned} & 1 \mathrm{Tc} \times 1 / 2 \mathrm{H} \\ & 1 \mathrm{Tc} \times 1 \mathrm{H} \\ & 2 \mathrm{Tc} \times 2 \mathrm{H} \\ & 3 \mathrm{Tc} \times 3 \mathrm{H} \end{aligned}$ |  |
|  |  |  |  |  |  |  |  |  |
| BCi_4 |  |  |  |  |  |  |  | O:O |
|  |  | 0 | 1 | $\begin{array}{l\|l} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \\ \hline \end{array}$ |  | $\times 2 \begin{aligned} & 11 \\ & 11 \\ & 22 \\ & \\ & 3\end{aligned}$ | $1 \mathrm{Tc} \times 1 / 2 \mathrm{H}$ |  |
|  |  |  |  |  |  | $1 \mathrm{Tc} \times 1 \mathrm{H}$ |  |  |
| BCi_5 | Pre-divide ratio selection bits |  |  |  |  | $3 \mathrm{Tc} \times 3 \mathrm{H}$ |  |  |
|  |  | 1 | 1 | 0 | 0 |  |  | $\frac{3}{1.5 T c} \times 1 / 2 \mathrm{H}($ See notes 3, 4) | O |
|  |  | - |  | 0 | 1 |  |  | $1.5 \mathrm{Tc} \times 1 \mathrm{H}$ (See notes 3, 4) |  |
|  |  | 1 | 1 | 00111 | [1 |  | $\begin{aligned} & \begin{array}{l} \mathrm{Tc} \times 1 / 2 \mathrm{H} \\ 1 \mathrm{Tc} \times 1 \mathrm{H} \\ 2 \mathrm{Tc} \times 2 \mathrm{H} \\ 3 \mathrm{Tc} \times 3 \mathrm{H} \end{array} \mathrm{l}{ }^{2}{ }^{2}+ \end{aligned}$ |  |
| BCi_6 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | $0: 0$ |
| Nothing is assigned. In an attempt to write to this bit, write " 0 ." The value, if read, turns out to be indeterminate. |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  | - - |

Notes 1: Tc is OSD clock cycle divided in pre-divide circuit
2: H is HsYNc
3: This character size is available only in Layer 2. At this time, set layer 1's
pre-divide ratio $=\times 2$, layer 1 's horizontal dot size $=1 \mathrm{Tc}$.
4: In OSDL mode, 1.5Tc size cannot be used.

Figure 2.16.4 Block control register $\mathbf{i}(\mathbf{i}=0$ to 16$)$

### 2.16.1 Triple Layer OSD

Three built-in layers of display screens accommodate triple display of channels, volume, etc., closed caption, and sprite displays within layers 1 to 3 .
The layer to be displayed in each block is selected by bit 0 or 1 of the OSD control register 2 for each display mode (refer to Figure 2.16.7). Layer 3 always displays the sprite display.
When the layer 1 block and the layer 2 block overlay, the screen is composed with layer mixing by bit 6 or 7 of the OSD control register 1, as shown in Figure 2.16.5. Layer 3 always takes display priority of layers 1 and 2.

Notes 1: When mixing layer 1 and layer 2, note Table 2.16.2.
2: OUT2 is always ORed, regardless of values of bits 6,7 of the OSD control register 1. And besides, even when OUT2 (layer 1 and layer 2) overlaps with SPRITE display (layer 3), OUT2 is output without masking.

Table 2.16.2 Mixing layer 1 and layer 2

| Parameter Block | Block in Layer 1 | Block in Layer 2 |  |
| :---: | :---: | :---: | :---: |
| Display mode | CC, OSD, CDOSD mode | OSD, CDOSD mode |  |
| Pre-divide ratio | $\begin{gathered} \times 1, \times 2(\text { CC mode }) \\ \times 1 \text { to } \times 3(\text { OSD }, \text { CDOSD mode }) \end{gathered}$ | Same as layer 1 (See note) |  |
| Dot size | $\begin{gathered} 1 \mathrm{Tc} \times 1 / 2 \mathrm{H}, 1 \mathrm{Tc} \times 1 \mathrm{H} \\ (\mathrm{CC} \text { mode }) \end{gathered}$ | Pre-divide ratio $=\times 1$ | Pre-divide ratio $=\times 2$ |
|  |  | $\begin{gathered} \hline 1 \mathrm{Tc} \times 1 / 2 \mathrm{H} \\ 1 \mathrm{Tc} \times 1 \mathrm{H} \end{gathered}$ | $\begin{gathered} 1 \mathrm{Tc} \times 1 / 2 \mathrm{H}, 1.5 \mathrm{Tc} \times 1 / 2 \mathrm{H} \\ 1 \mathrm{Tc} \times 1 \mathrm{H}, 1.5 \mathrm{Tc} \times 1 \mathrm{H}(\text { See note }) \end{gathered}$ |
|  | $\begin{gathered} 1 \mathrm{Tc} \times 1 \mathrm{H}, 1 \mathrm{Tc} \times 1 / 2 \mathrm{H}, 2 \mathrm{Tc} \times 2 \mathrm{H}, \\ 3 \mathrm{Tc} \times 3 \mathrm{H} \\ (\mathrm{OSD}, \mathrm{CDOSD} \text { mode }) \end{gathered}$ | - Same size as layer 1 <br> -1.5Tc can be selected only when: layer 1's pre-divide ratio = $\times 2$ AND layer 1's horizontal dot size $=1 \mathrm{Tc}$. <br> As this time, vertical dot size is the same as layer 1. |  |
| Horizontal display start position | Arbitrary | Same position as layer 1 |  |
| Vertical display start position | Arbitrary <br> When dot size is $2 \mathrm{Tc} \times 2 \mathrm{H}$ or $2 \mathrm{Tc} \times 3 \mathrm{H}$, set difference between vertical display position of layer 1 and that of layer 2 as follows. <br> $\cdot 2 \mathrm{Tc} \times 2 \mathrm{H}: 2 \mathrm{H}$ units <br> $\cdot 3 \mathrm{Tc} \times 3 \mathrm{H}: 3 \mathrm{H}$ units |  |  |

Note: In the OSDL mode, 1.5Tc size cannot be used.


Fig 2.16.5 Triple layer OSD

Display example of layer $1=$ "HELLO," layer $2=$ " CH 5 "


Logical sum (OR) of
layer 1's color and
layer 2's color (See note)
OC17 = "0," OC16 = "0"
Note: The logical sum (OR) of layer mixing is not OR of the color palette registers' contents (color), but that of color pallet registers' numbers (i).
Example) When the logical sum (OR) is performed on the color palettes 1 and 4;
the number 1 (00012) and number 4 (01002) are ORed and it results in the number 5 (01012). That is, the contents (color) of color palette register 5 is output. The color of color palette register 5 is output in the ORed part, regardless of colors of color palettes registers 1 and 4.

Figure 2.16.6 Display example of triple layer OSD


Figure 2.16.7 OSD control register 2

### 2.16.2 Display Position

The display positions of characters are specified by a block. There are 16 blocks, blocks 1 to 16 . Up to 32 characters ( 32 -character mode)/42 characters (42-character mode)/ can be displayed in each block (refer to 2.16.6 Memory for OSD).
The display position of each block can be set in both horizontal and vertical directions by software.
The display position in the horizontal direction can be selected for all blocks in common from 256-step display positions in units of 4 Tosc (TosC = OSD oscillation cycle).
The display position in the vertical direction for each block can be selected from 1024-step display positions in units of 1 TH ( $\mathrm{TH}=$ HSYNC cycle).
Blocks are displayed in conformance with the following rules:

- When the display position is overlapped with another block (Figure 2.16 .8 (b)), a lower block number (1 to 16 ) is displayed on the front.
- When another block display position appears while one block is displayed (Figure 2.16 .8 (c)), the block with a larger set value as the vertical display start position is displayed. However, do not display block with the dot size of $2 \mathrm{Tc} \times 2 \mathrm{H}$ or $3 \mathrm{Tc} \times 3 \mathrm{H}$ during display period $(*)$ of another block.
* In the case of OSD mode block: 20 dots in vertical from the vertical display start position.
* In the case of OSDL mode block: 32 dots in vertical from the vertical display start position.
* In the case of CC or CDOSD mode block: 26 dots in vertical from the vertical display start position.


Figure 2.16.8 Display position

The display position in the vertical direction is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VsYNC signal to rising edge (falling edge) of HSYNC signal needs enough time ( $2 \times$ BCLK cycles or more) for avoiding jitter. The polarity of HSYNC and VsYNC signals can select with the I/O polarity control register (address 020616).


Figure 2.16.9 Supplement explanation for display position

The vertical position for each block can be set in 1024 steps (where each step is 1 TH (TH: HsYNC cycle)) as values "00216" to "3FF16" in vertical position register $i(i=1$ to 16 ) (addresses 022016 to 023F16). The vertical position register $i$ is shown in Figure 2.16.10.


Figure 2.16.10 Vertical position register i(i=1 to 16)

The horizontal position is common to all blocks, and can be set in 256 steps (where 1 step is 4 Tosc, Tosc being OSD oscillation cycle) as values " 0016 " to "FF16" in bits 0 to 7 of the horizontal position register (address 020416). The horizontal position register is shown in Figure 2.16.11.

Horizontal position register


Figure 2.16.11 Horizontal position register

Note : 1Tc (Tc : OSD clock cycle divided in pre-divide circuit) gap occurs between the horizontal display start position set by the horizontal position register and the most left dot of the 1 st block. Accordingly, when 2 blocks have different pre-divide ratios, their horizontal display start position will not match.
Ordinary, this gap is 1 Tc regardless of character sizes, however, the gap is 1.5 Tc only when the character size is 1.5 Tc .


Figure 2.16.12 Notes on horizontal display start position

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

### 2.16.3 Dot Size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit : the clock gained by dividing the OSD clock source (data slicer clock, OSC1, main clock) in the pre-divide circuit. The clock cycle divided in the pre-divide circuit is defined as 1Tc.

The dot size is specified by bits 3 to 6 of the block control register.
Refer to Figure 2.16.4 (the block control register i), refer to Figure 2.16 .15 (the clock control register).
The block diagram of dot size control circuit is shown in Figure 2.16.13.

Notes 1 : The pre-divide ratio $=3$ cannot be used in the CC mode.
2 : The pre-divide ratio of the layer 2 must be same as that of the layer 1 by the block control register i.
3 : In the bi-scan mode, the dot size in the vertical direction is 2 times as compared with the normal mode. Refer to "2.16.17 Scan Mode" about the scan mode.


Figure 2.16.13 Block diagram of dot size control circuit


Figure 2.16.14 Definition of dot sizes

### 2.16.4 Clock for OSD

As a clock for display to be used for OSD, it is possible to select one of the following 3 types.

- Data slicer clock output from the data slicer (approximately 26 MHz )
- Clock from the LC oscillator supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator (or the quartz-crystal oscillator) from the pins OSC1 and OSC2


Figure 2.16.15 Clock control register


Figure 2.16.16 Block Diagram of OSD selection circuit

### 2.16.5 Field Determination Display

To display the block with vertical dot size of $1 / 2 \mathrm{H}$, whether an even field or an odd field is determined through differences in a synchronizing signal waveform of interlacing system. The dot line 0 or 1 (refer to Figure 2.16.18) corresponding to the field is displayed alternately.
In the following, the field determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A field determination is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the VSYNC control signal (refer to Figure 2.16.9) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as even field. When the time is shorter, it is regarded as odd field.
The field determination flag changes at a rising edge of VSYNC control signal in the microcomputer.
The contents of this field can be read out by the field determination flag (bit 7 of the I/O polarity control register at address 020616). A dot line is specified by bit 6 of the I/O polarity control register (refer to Figure 2.16.18).
However, the field determination flag read out from the CPU is fixed to " 0 " at even field or " 1 " at odd field, regardless of bit 6 .


Figure 2.16.17 I/O polarity control register

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Both Hsync signal and Vsync signal are negative-polarity input

| Hsync |  | Field | Field determination flag(Note) | Display dot line selection bit | Display dot line |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vsync and <br> Vsync <br> control <br> signal <br> in microcom- <br> puter <br> Upper : <br> Vsync signal <br> Lower : <br> Vsync control signal in microcomputer |  | Odd |  |  |  |
|  | (n) field (Even-numbered) | Even | 0 (T2 > T1) | 0 | Dot line $1 \square$ Dot line $0 \boldsymbol{\square} \boldsymbol{\square}$ |
|  | ( $n+1$ ) field (Odd-numbered) | Odd | 1 (T3 < T2) | 0 | Dot line 0 豕 |
|  |  |  |  | 1 | Dot line $1 \square$ |

When using the field determination flag, set bit 7 of the peripheral mode register (address 027D16) according to the main clock frequency


OSD ROM font configuration diagram

Note : The field determination flag changes at a rising edge of the Vsync control signal (negative-polarity input) in the microcomputer.

Figure 2.16.18 Relation between field determination flag and display font

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

### 2.16.6 Memory for OSD

There are 2 types of memory for OSD : OSD ROM (addresses 9000016 to AFFFF16) used to store character dot data and OSD RAM (addresses 040016 to OFFF16) used to specify the kinds of display characters, display colors, and SPRITE display. The following describes each type of memory.

## (1) ROM for OSD (addresses 9000016 to AFFFF16)

The dot pattern data for OSD characters is stored in the character font area in the OSD ROM and the CD font data for OSD characters is stored in the color dot font area in the OSD ROM. To specify the kinds of the character font and the CD font, it is necessary to write the character code into the OSD RAM.
For character font, there are the following 2 mode.

- OSDL enable mode
$16 \times 20$-dot font and $24 \times 32$-dot font
- OSDL disable mode
$16 \times 20$-dot font
The modes are selected by bit 3 of the OSD control register 3 for each screen.
The character font data storing address for OSDL enable/OSDL disable mode are shown in Figures 2.16.20 and 2.16.21. The conditions for each OSDL enable/disable mode are shown in Figure
2.16.22. The $C D$ font data storing address is shown in Figure 2.16.23.

OSD control register 4

| NXXXX | $\begin{aligned} & \text { Symbol } \\ & \text { OC4 } \end{aligned}$ |  | Address 025F16 | When reset <br> XXXXX002 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | Bit name |  | Function | R'W |
|  | OC40 | OSDL mode selection bit |  | L enable mode L disable mode | 0 O |
|  | OC41 | Number of horizontal display characters selection bit |  | haracters for each block character mode) haracters for each block character mode) | 00 |
|  | Nothing is assigned. <br> In an attempt to write to these bits, write " 0 ." The value, if read, turns out to be " 0 ." |  |  |  | - - |

Figure 2.16.19 OSD control register 4

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

OSD ROM address of character font data (OSDL enable mode)

| OSD ROM address bit <br> Kinds of font |  | AD16 | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Structure of address pointer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Font (1) Character codes 00016 to $0 F F_{16}$ |  | 0 | Line number (1) (MSB to LSB) |  |  |  |  | Characte code (C8) $=0$ | Character code (C7 to C0) |  |  |  |  |  |  |  | 0 | Area bit |
| Font (2) <br> Character codes 10016 to 1 FF 16 | Areas 0, 1 | 0 | Line number (2) (MSB to LSB) |  |  |  |  | $\begin{array}{\|c} \text { Character } \\ \text { code } \\ (8)=1 \end{array}$ | Character code (C7 to C0) |  |  |  |  |  |  |  | 0 | Area bit |
|  | Area 2 | 1 | Line number (2) (MSB to LSB) |  |  |  |  | 0 | 0 |  | Character code ( C 6 to C 0$)$ |  |  |  |  |  | 0 | $\begin{gathered} \text { Characte } \\ \text { code } \\ \text { (C7) } \end{gathered}$ |

Line number (1) = "0216" to "1516"
Line number (2) = " 0016 " to " $1 \mathrm{~F}_{16}$ "
Character code = "00016" to "1FF16" ("OFE16," " 0 FF 16 ," " 10016 " and " 18016 " cannot be used. Write "FF16" to corresponding addresses.)
Area bit $=0$ : Area 0


Font (1)
(Character codes 00016 to 0FF16)


Font (2)
(Character codes 10016 to 1FF16)

Figure 2.16.20 Character font data storing address (OSDL enable mode)

OSD ROM address of character font data (OSDL disable mode)

|  | AD16 | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Structure of address pointer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Font (1) Character codes 00016 to 1FF16 | $\begin{gathered} \text { Character } \\ \text { coded } \\ \text { (C9) }=0 \end{gathered}$ | Line number (1) (MSB to LSB) |  |  |  |  | Character code ( C 8 to C 0 ) |  |  |  |  |  |  |  |  | 0 | $\underset{\text { Area }}{\text { Ait }}$ |
| Font (2) Character codes 20016 to $27 \mathrm{~F}_{16}$ | $\begin{gathered} \text { Character } \\ \text { (coce } \\ \text { (9) }=1 \end{gathered}$ | Line number (1) (MSB to LSB) |  |  |  |  | Character code ( C 8 to CO ) |  |  |  |  |  |  |  |  | 0 | $\underset{\text { bit }}{\text { Area }}$ |
| Font (3) Character codes 28016 to 2 FF 16 | 0 | $1 \quad$Line number (3) <br> (NL3 to NLO) |  |  |  |  | 1 |  | Character code ( C 6 to CO ) |  |  |  |  |  |  | 0 | $\underset{\text { Area }}{\text { Ait }}$ |

Line number (1) = "0216" to " 1516 "
Line number (3) = "0616" to "0F16" and "1616" to "1F16"
Character code = "00016" to "2FF16" ("OFE16," "OFF16," "10016," "18016," "20016" and "28016" cannot be used. Write "FF16" to corresponding addresses.) Area bit $=0$ : Area 0

1: Area 1


Font (1)
Font (2)
(Character codes 00016 to 27F16)


Font (3)
(Character codes 28016 to 2FF16)

Figure 2.16.21 Character font data storing address (OSDL disable mode)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Depending on the relationship of OSDL enable/disable mode, display mode and character code, note the conditions below.



Notes 1: Part of $24 \times 32$ font is displayed.
2: In OSDL disable mode, character codes "28016" to "2FF16" are used in OSDS mode (no border).
3: As setting this make output of font data indeterminate, do not use.

Figure 2.16.22 Conditions for each OSDL enable/disable mode

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

OSD ROM address of CD font data

| OSD ROM <br> address bit | AD16 | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line number/CD code/ <br> Area bit | 1 | 0 | Plain <br> selection bit | Line number (MSB to LSB) |  |  |  |  |  |  |  |  |  |  | CD code (C5 to C0) |  |  |  | Area <br> bit |

$\begin{array}{ll}\text { Line number } & =" 0016 " \text { to "1916" } \\ \text { CD code } & =" 0016 " \text { to " } 3 F_{16 "} \text { " ("1F16" and " } 2016 \text { " can not be used. Write "FF16" to the corresponding address.) } \\ \text { Area bit } & =0: \text { Area } 0 \quad 1: \text { Area } 1\end{array}$

Plane 2
(Color palette selection bit 2)

| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 |  |  | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 |  | 0 |  |  |  |  |  |  |  |  |  |  |  |  | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 | 0 |  | 0 | 0 |  |  |  |  |  |  |  |  |  |  | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |



## (Color palette selection bit 1)

 00000000000000010000000 $\begin{array}{llllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0\end{array}$


 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0\end{array}$ $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0\end{array}$

 $\begin{array}{llllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0\end{array}$ $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0\end{array}$ $0 \begin{array}{llllllllllllllll}0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0\end{array}$ $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0\end{array}$ $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & & & & \end{array}$ $\begin{array}{llllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & & & & \end{array}$


 $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0\end{array}$ $\begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & & \end{array}$ \begin{tabular}{llllllllllllllll}
\hline 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 <br>
0

 $0 \begin{array}{lllllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ 

0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 <br>
\hline
\end{tabular} $\begin{array}{llllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0\end{array}$ $0 \begin{array}{llllllllllllllll}0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$ 0000000000000000010000

$\begin{array}{l:llllll}\text { Line } & \text { 'b7 } \\ \text { number } & \text { b7 } & \text { Area } 0 & \text { b7 } & \text { Area 1 }\end{array}$

0016 \begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 <br>
\hline

 $01_{16} 44$

\hline \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 <br>
\hline

 02164 

4 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline
\end{tabular} 03164 041644100

 061644 \begin{tabular}{llllllllllllllllll}
4 \& 4 \& 0 \& 0 \& 0 \& 0 \& 2 \& 2 \& 2 \& 2 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline

 07164 

4 \& 0 \& 0 \& 0 \& 0 \& 2 \& 2 \& 2 \& 2 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline

 $081644 \begin{array}{lllllllllllllllll}4 & 4 & 0 & 0 & 0 & 0 & 2 & 2 & 2 & 2 & 0 & 0 & 0 & 0 & 4 & 4\end{array}$ 09164414 

\& 4 \& 0 \& 0 \& 0 \& 0 \& 2 \& 2 \& 2 \& 2 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline

 $0 \mathrm{~A}_{16} 4 \mathrm{4} 4 \mathrm{4}$ 0 000 $\mathrm{OB}_{16}$

4 \& 4 \& 4 \& 0 \& 1 \& 1 \& 1 \& 3 \& 3 \& 3 \& 3 \& 1 \& 1 \& 1 \& 0
\end{tabular} $4^{4} 4$ $0 \mathrm{C}_{16} 44_{4} 4$




 101644 \begin{tabular}{lllllllllllllllll}
\& 4 \& 0 \& 0 \& 0 \& 0 \& 2 \& 2 \& 2 \& 2 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline

 11164410010 121644 

\& 4 \& 0 \& 0 \& 0 \& 0 \& 2 \& 2 \& 2 \& 2 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline

 131644 

4 \& 0 \& 0 \& 0 \& 0 \& 2 \& 2 \& 2 \& 2 \& 0 \& 0 \& 0 \& 0 \& 4 \& 4 <br>
\hline
\end{tabular}




 1716443 18164 \begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 <br>
\hline

 1916 

4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 \& 4 <br>
\hline
\end{tabular}

When bit 3 of OSD contro register 3 is " 0 (1)"

0 Color palette set by RC13 to RC16 of OSD RAM is selected Color palette 1 (9) is selected
2 Color palette $2(10)$ is selected
3 Color palette 3 (11) is selected
4 Color palette 4 (12) is selected


Display example

Figure 2.16.23 Color dot font data storing address

## (2) OSD RAM (OSD RAM for character, addresses 040016 to OEFF16)

The OSD RAM for character is allocated at addresses 040016 to 0EFF16, and is divided into a display character code specification part, color code 1 specification part, and color code 2 specification part for each block. The number of characters for 1 block (32- or 42-character mode) is selected by bit 1 of the OSD control register 4. Tables 2.16 .3 to 2.16 .7 show the address map.
For example, to display 1 character position (the left edge) in block 1, write the character code in address 040016 , write color code 1 at 040116 , and write color code 2 at 048016 . The structure of the OSD RAM is shown in Figure 2.16.25.

Notes 1: Be sure to set a software wait to access to OSD RAM.
2: For blocks of the following dot sizes, the 3nth ( $n=1$ to 14) character is skipped as compared with ordinary block.
■ In OSDL mode: all dot size.
$\square$ In OSDS and CDOSD modes of layer 2: $1.5 \mathrm{Tc} \times 1 / 2 \mathrm{H}$ or $1.5 \mathrm{Tc} \times 1 \mathrm{H}$
Accordingly, maximum 22 characters ( 32 -character mode)/28 characters (42-character mode) are only displayed in 1 block. Blocks with dot size of $1 \mathrm{Tc} \times 1 / 2 \mathrm{H}$ and $1 \mathrm{Tc} \times 1 \mathrm{H}$, or blocks on the layer 1. The RAM data for the 3nth character does not effect the display. Any character data can be stored here. And also, note the following only in 32 -character mode. As the character is displayed in the 28th's character area in 42-character mode, set ordinarily.

- In OSDS mode

The character is not displayed, and only the left $1 / 3$ part of the 22nd character back ground is displayed in the 22nd's character area. When not displaying this background, set transparent for character background color.

- In OSDL mode

Set a blank character or a character of transparent color to the 22nd character.

- In CDOSD mode

The character is not displayed, and color palette color specified by bits 3 to 6 of color code 1 can be output in the 22nd's character area (left $1 / 3$ part).


Figure 2.16.24 RAM data for 3rd character (in 32-character mode)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 2.16.3 Contents of OSD RAM (1st to 32nd character)

| Block | Display Position (from left) | Character Code Specification | Color Code 1 Specification | Color Code 2 Specification |
| :---: | :---: | :---: | :---: | :---: |
| Block 1 | 1st character | 040016 | 040116 | 048016 |
|  | 2nd character 31st character | $\begin{gathered} 040216 \\ : \\ 043 C_{16} \end{gathered}$ | $\begin{gathered} 040316 \\ : \\ \text { 043D16 } \end{gathered}$ | $\begin{gathered} 048216 \\ : \\ 04 \mathrm{BC} 16 \end{gathered}$ |
|  | 32nd character | 043E16 | 043F16 | 04BE16 |
| Block 2 | 1st character | 044016 | 044116 | 04C016 |
|  | 2nd character <br> 31st character | 044216 <br> 047C16 | 044316 <br> 047D16 | $04 \mathrm{C} 216$ <br> 04FC16 |
|  | 32nd character | 047E16 | 047F16 | 04FE16 |
| Block 3 | 1st character | 050016 | 050116 | 058016 |
|  | 2nd character <br> 31st character | $\begin{gathered} 050216 \\ : \\ 053 \mathrm{C} 16 \\ \hline \end{gathered}$ | 050316 <br> 053D16 | 058216 <br> 05BC16 |
|  | 32nd character | 053E16 | 053F16 | 05BE16 |
| Block 4 | 1st character | 054016 | 054116 | 05C016 |
|  | 2nd character <br> 31st character | 054216 <br> 057C16 | 054316 <br> 057D16 | $\begin{gathered} 05 \mathrm{C} 216 \\ : \\ 05 \mathrm{FC}_{16} \\ \hline \end{gathered}$ |
|  | 32nd character | 057E16 | 057F16 | 05FE16 |
| Block 5 | 1st character | 060016 | 060116 | 068016 |
|  | 2nd character 31st character | $\begin{gathered} 060216 \\ : \\ 063 C_{16} \end{gathered}$ | $\begin{gathered} 060316 \\ : \\ 063 \mathrm{D} 16 \end{gathered}$ | $\begin{gathered} 068216 \\ : \\ \text { 06BC16 } \\ \hline \end{gathered}$ |
|  | 32nd character | 063E16 | 063F16 | 06BE16 |
| Block 6 | 1st character | 064016 | 064116 | 06C016 |
|  | 2nd character <br> 31st character |  | 064316 <br> 067D16 | 06C216 <br> 06FC16 |
|  | 32nd character | 067E16 | 067F16 | 06FE16 |
| Block 7 | 1st character | 070016 | 070116 | 078016 |
|  | 2nd character 31st character | $\begin{gathered} 070216 \\ : \\ 073 C_{16} \end{gathered}$ | $\begin{gathered} 070316 \\ : \\ 073 D 16 \end{gathered}$ | $\begin{gathered} 078216 \\ : \\ 07 B C_{16} \end{gathered}$ |
|  | 32nd character | 073E16 | 073F16 | 07BE16 |
| Block 8 | 1st character | 074016 | 074116 | 07C016 |
|  | 2nd character <br> 31st character | $\begin{gathered} 074216 \\ : \\ 077 C_{16} \end{gathered}$ | $\begin{gathered} 074316 \\ : \\ 077 \mathrm{D} 16 \end{gathered}$ | $\begin{gathered} \hline 07 \mathrm{C} 216 \\ : \\ 07 \mathrm{FC} 16 \end{gathered}$ |
|  | 32nd character | 077E16 | 077F16 | 07FE16 |
| Block 9 | 1st character | 080016 | 080116 | 088016 |
|  | 2nd character <br> 31st character | $\begin{gathered} 080216 \\ : \\ 083 C_{16} \end{gathered}$ | $\begin{gathered} \hline 080316 \\ : \\ \text { 083D16 } \end{gathered}$ | $\begin{gathered} 088216 \\ : \\ 08 B C 16 \end{gathered}$ |
|  | 32nd character | 083E16 | 083F16 | 08BE16 |
| Block 10 | 1st character | 084016 | 084116 | 08C016 |
|  | 2nd character 31st character | $\begin{gathered} 084216 \\ : \\ 087 C_{16} \end{gathered}$ | $\begin{gathered} 084316 \\ : \\ \text { 087D16 } \end{gathered}$ | $\begin{gathered} 08 \mathrm{C} 216 \\ : \\ 08 \mathrm{FC} 16 \end{gathered}$ |
|  | 32nd character | 087E16 | 087F16 | 08FE16 |

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 2.16.4 Contents of OSD RAM (1st to 32nd character) (continued)

| Block | Display Position (from left) | Character Code Specification | Color Code 1 Specification | Color Code 2 Specification |
| :---: | :---: | :---: | :---: | :---: |
| Block 11 | 1st character | 090016 | 090116 | 098016 |
|  | 2nd character <br> 31st character | 090216 <br> 093C16 | 090316 <br> 093D16 | $\begin{gathered} 098216 \\ \vdots \\ \text { 09BC16 } \\ \hline \end{gathered}$ |
|  | 32nd character | 093E16 | 093F16 | 09BE16 |
| Block 12 | 1st character | 094016 | 094116 | $09 \mathrm{C016}$ |
|  | 2nd character <br> 31st character | 094216 <br> 097C16 | 094316 <br> 097D16 |  |
|  | 32nd character | 097E16 | 097F16 | 09FE16 |
| Block 13 | 1st character | 0A0016 | 0A0116 | 0A8016 |
|  | 2nd character <br> 31st character |  |  |  |
|  | 32nd character | OA3E16 | 0A3F16 | 0ABE16 |
| Block 14 | 1st character | 0A4016 | 0A4116 | 0AC016 |
|  | 2nd character <br> 31st character | $\begin{gathered} 0 \mathrm{~A} 4216 \\ \vdots \\ \text { 0A7C16 } \end{gathered}$ | 0A4316 <br> 0A7D16 | 0AC216 <br> OAFC16 |
|  | 32nd character | 0A7E16 | 0A7F16 | OAFE16 |
| Block 15 | 1st character | 0B0016 | 0B0116 | 0B8016 |
|  | 2nd character <br> 31st character |  | 0B0316 <br> 0B3D16 | 0B8216 OBBC16 |
|  | 32nd character | 0B3E16 | 0B3F16 | 0BBE16 |
| Block 16 | 1st character | 0B4016 | 0B4116 | 0BC016 |
|  | 2nd character <br> 31st character |  | 0B4316 <br> 0B7D16 | OBC216 $\vdots$ 0BF016 |
|  | 32nd character | 0B7E16 | 0B7F16 | 0BFE16 |

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 2.16.5 Contents of OSD RAM (33rd to 42nd character)

| Block | Display Position (from left) | Character Code Specification | Color Code 1 Specification | Color Code 2 Specification |
| :---: | :---: | :---: | :---: | :---: |
| Block 1 | 33rd character | 0C0016 | 0C0116 | 0C8016 |
|  | 34th character | $\overline{0 \mathrm{C}} \overline{0216}$ | $\overline{0} \overline{\mathrm{C} 03} \overline{16}$ | $\overline{0} \overline{C 82} \overline{16}$ |
|  | 39th character | 0 COC 16 | OCOD16 | $0 \mathrm{C8C} 16$ |
|  | 40th character | 0C0E16 | 0C0F16 | 0C8E16 |
|  | 41st character | 0E0016 | 0E0116 | 0E8016 |
|  | 42nd character | 0E0216 | 0E0316 | 0E8216 |
| Block 2 | 33rd character | 0C1016 | 0C1116 | 0 C 9016 |
|  | 34th character | 0C1216 | 0C1316 | 0C9216 |
|  | 39th character | $0 \mathrm{C} 1 \mathrm{Cl}_{16}$ | 0C1D16 | 0C9C1 |
|  | 40th character | 0C1E16 | 0C1F16 | 0C9E16 |
|  | 41st character | 0E0816 | 0E0916 | 0E8816 |
|  | 42nd character | 0E0A16 | 0E0B16 | 0E8A16 |
| Block 3 | 33rd character | 0C2016 | 0C2116 | 0CA016 |
|  | 34th character | 0C2216 | 0C2316 | 0CA216 |
|  |  |  | : | : |
|  | 39th character | 0 C 2 C 16 | 0C2D16 | OCAC16 |
|  | 40th character | 0C2E16 | 0C2F16 | 0СAE 16 |
|  | 41st character | 0E1016 | 0E1116 | 0E9016 |
|  | 42nd character | 0E1216 | 0E1316 | 0E9216 |
| Block 4 | 33rd character | 0C3016 | 0C3116 | 0CB016 |
|  | 34th character | 0С3216 | 0C3316 | 0CB216 |
|  |  | : | : | : |
|  | 39th character | $0 \mathrm{C} 3 \mathrm{C}_{16}$ | 0C3D16 | $0 \mathrm{CBC}_{16}$ |
|  | 40th character | 0C3E16 | 0C3F16 | 0CBE16 |
|  | 41st character | 0E1816 | 0E1916 | 0 E9816 |
|  | 42nd character | 0E1A16 | 0E1B16 | 0E9A16 |
| Block 5 | 33rd character | 0C4016 | 0C4116 | 0СC016 |
|  | 34th character | 0C4216 | 0 C 4316 | 0CC216 |
|  | 39th character | $:$ $0 \mathrm{OC} 4 \mathrm{C}_{16}$ | 0C4D16 | 0 CCC 16 |
|  | 40th character | 0C4E16 | 0C4F16 | $0^{0} C^{\prime}{ }_{16}$ |
|  | 41st character | 0 E2016 | OF2116 | OFA016 |
|  | 42nd character | 0E2216 | 0E2316 | 0EA216 |
| Block 6 | 33rd character | 0C5016 | 0 C 5116 | 0CD016 |
|  | 34th character | 0C5216 | 0C5316 | 0CD216 |
|  | 39th character | $0 \mathrm{OC} 5 \mathrm{C}_{16}$ | $0 \mathrm{C5D} 16$ | $0 C_{16}$ |
|  | 40th character | 0C5E16 | 0C5F16 | 0CDE16 |
|  | 41st character | 0E2816 | 0E2916 | 0EA816 |
|  | 42nd character | 0E2A16 | 0E2B16 | 0EAA16 |
| Block 7 | 33rd character | 0C6016 | 0 C 6116 | OCE016 |
|  | 34th character | 0C6216 | 0 C 6316 | 0CE216 |
|  | 39th character | $0 \mathrm{C} 6 \mathrm{C}_{16}$ | $0 \mathrm{C} 6 \mathrm{D} 16$ | 0CEC16 |
|  | 40th character | 0C6E16 | 0C6F16 | 0CEE16 |
|  | 41st character | 0E3016 | 0E3116 | 0EB016 |
|  | 42nd character | 0E3216 | 0E3316 | 0EB216 |

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 2.16.6 Contents of OSD RAM (33rd to 42nd character) (continued)

| Block | Display Position (from left) | Character Code Specification | Color Code 1 Specification | Color Code 2 Specification |
| :---: | :---: | :---: | :---: | :---: |
| Block 8 | 33rd character | 0C7016 | 0C7116 | 0CF016 |
|  | 34th character | $\overline{0 C} \overline{7216}$ | 0С7316 | 0CF216 |
|  |  | : | : | : |
|  | 39th character | $0 \mathrm{C} 7 \mathrm{C}_{16}$ | 0C7D16 | 0CFC 16 |
|  | 40th character | 0C7E16 | 0C7F16 | 0CFE16 |
|  | 41st character | 0 E 3816 | 0 E 3916 | 0EB816 |
|  | 42nd character | 0E3A16 | 0E3B16 | 0EBA16 |
| Block 9 | 33rd character | 0D0016 | 0D0116 | 0D8016 |
|  | 34th character | 0D $\overline{216}$ | 0D ${ }^{\text {03 }} 1{ }^{\text {a }}$ | 00.82 $\overline{16}$ |
|  | : | : | : | : |
|  | 39th character | ODOC16 | 0D0D16 | 0D8C16 |
|  | 40th character | OD0E16 | 0D0F16 | 0D8E16 |
|  | 41st character | 0E4016 | 0E4116 | 0EC016 |
|  | 42nd character | 0E4216 | 0E4316 | 0EC216 |
| Block 10 | 33rd character | 0D1016 | 0D1116 | 0D9016 |
|  | 34th character | OD1216 | 0D1316 | 0D9216 |
|  |  | : | : | : |
|  | 39th character | 0D1C16 | 0D1D16 | 0D9C16 |
|  | 40th character | 0D1E16 | 0D1F16 | 0D9E16 |
|  | 41st character | 0E4816 | 0E4916 | 0 EC 816 |
|  | 42nd character | 0E4A16 | 0E4B16 | 0ECA16 |
| Block 11 | 33rd character | 0D2016 | 0D2116 | 0DA016 |
|  | 34th character | 0D2216 | 0D ${ }^{23} 16$ | 0 $\overline{\mathrm{DA}} 216$ |
|  | 39th character |  |  |  |
|  | 39th character | OD2C16 | 0D2D16 | ODAC 16 |
|  | 40th character | 0D2E16 | 0D2F16 | 0DAE16 |
|  | 41st character | 0E5016 | 0E5116 | 0ED016 |
|  | 42nd character | 0E5216 | 0 E5316 | 0ED216 |
| Block 12 | 33 rd character | OD3016 | 0D3116 | 0DB016 |
|  | 34th character | 0D3216 | 0D3316 | 0DB216 |
|  | : | : | : | : |
|  | 39th character | OD3C16 | 0D3D16 | ODBC 16 |
|  | 40th character | OD3E16 | 0D3F16 | 0DBE16 |
|  | 41st character | 0E5816 | 0E5916 | 0ED816 |
|  | 42nd character | 0E5A16 | 0E5B16 | 0EDA16 |
| Block 13 | 33rd character | OD4016 | 0D4116 | 0DC016 |
|  | 34th character | 0D4216 | 0D4316 | 0DC216 |
|  | : | : | : | : |
|  | 39th character | - OD4C16 | 0D4D16 | 0DCC16 |
|  | 40th character | 0D4E16 | 0D4F16 | 0DCE16 |
|  | 41st character | 0E6016 | 0E6116 | 0EE016 |
|  | 42nd character | 0E6216 | 0E6316 | 0EE216 |
| Block 14 | 33rd character | OD5016 | 0D5116 | 0DD016 |
|  | 34th character | OD5216 | 0D $\overline{5316}$ | 0 $\overline{\mathrm{DD} 216}$ |
|  |  |  |  |  |
|  | 40th character | 0D5E16 | 0D5F16 | 0DDE16 |
|  | 41st character | 0E6816 | 0E6916 | 0EE816 |
|  | 42nd character | 0E6A16 | 0E6B16 | 0EEA16 |

Table 2.16.7 Contents of OSD RAM (33rd to 42nd character) (continued)

| Block | Display Position (from left) | Character Code Specification | Color Code 1 Specification | Color Code 2 Specification |
| :---: | :---: | :---: | :---: | :---: |
| Block 15 | 33rd character | 0D6016 | 0D6116 | ODE016 |
|  | 34th character | 0D6216 | $0 \mathrm{D6316}$ | ODE216 |
|  | 39th character | 0D6C16 | 0D6D16 | ODEC 16 |
|  | 40th character | 0D6E16 | 0D6F16 | 0DEE16 |
|  | 41st character | 0E7016 | 0E7116 | OEF016 |
|  | 42nd character | 0E7216 | 0E7316 | 0EF216 |
| Block 16 | 33rd character | 0D7016 | 0D7116 | 0DF016 |
|  | 34th character | 0D7216 | 0D7316 | 0DF216 |
|  | 39th character | $0 \mathrm{D7}$ | 0D7 | : |
|  | 40th character | 0D7E16 | 0D7F16 | 0DFE16 |
|  | 41st character | 0E7816 | 0E7916 | 0EF816 |
|  | 42nd character | 0E7A16 | 0E7B16 | 0EFA16 |

Blocks 1 to 16



Notes 1: Read value of bits 3 to 7 of the color code 2 is undefined.
2: For "not used" bits, the write value is read.
3: Refer to Figure 2.16.26.
4: Only in CDOSD mode, a dot which selects color palette 0 or 8 is colored to the color palette set by RC13 to RC16 of OSD RAM in character units. When the character size is $1.5 \mathrm{Tc} \times 1 \mathrm{H}$ or $1.5 \mathrm{Tc} \times 1 / 2 \mathrm{H}$, however, set RCI3 to RC16 and RC17 of all characters (including the 3nth character) within the same block to the same value.

Figure 2.16.25 Structure of OSD RAM

## (3) OSD RAM (OSD RAM for SPRITE, addresses OF0016 to OFA716)

The OSD RAM for SPRITE fonts 1 and 2, consisting of 3 planes for each font, is assigned to addresses 0F0016 to OFA716. Each plane corresponds to each color palette selection bit and the color palette of each dot is determined from among 8 kinds.

## Table 2.16.8 OSD RAM address (SPRITE)

| Planes | Plane 2 <br> (Color palette selection bit 2) |  | Plane 1 <br> Color palette selection bit 1) |  | Plane 0 <br> Color palette selection bit 0 ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dots | 1 to 8 | 9 to 16 | 1 to 8 | 9 to 16 | 1 to 8 | 9 to 16 |
| Bits | b7 to b0 | b7 to b0 | b7 to b0 | b7 to b0 | b7 to b0 | b7 to b0 |
| Line 1 | 0F8016 | 0 F 8116 | 0F4016 | OF4116 | 0F0016 | 0F0116 |
| Line 2 | 0F8216 | 0F8316 | 0F4216 | OF4316 | 0F0216 | 0F0316 |
|  |  | ! |  |  |  |  |
| Line 19 | 0FA416 | 0FA516 | 0F6416 | 0F6516 | 0F2416 | 0F2516 |
| Line 20 | 0FA616 | 0FA716 | 0F6616 | 0F6716 | 0F2616 | OF2716 |

Dot structure of SPRITE font


### 2.16.7 Character Color

As shown in Figure 2.16.26, there are 16 built-in color codes. Color palette 0 is fixed at transparent, and color palette 8 is fixed at black. The remaining 14 colors can be set to any of the 64 colors available. The setting procedure for character colors is as follows:

- CC mode 8 kinds Color palette selection range (color palettes 0 to 7 or 8 to 15) can be selected by bit 0 of the OSD control register 3 (address 020716). Color palettes are set by bits RC11 to RC13 of the OSD RAM from among the selection range.
- OSD mode 16 kinds
Color palettes are set by bits RC11 to RC14 of the OSD RAM.
- CDOSD mode $\qquad$ 8 kinds
Color palette selection range (color palettes 0 to 7 or 8 to 15) can be selected by bit 3 of the OSD control register 3 (address 020716). Color palettes are set in dot units according to CD font data (the OSD RAM <color dot font> contents) from among the selection range.
Only in CDOSD mode, a dot which selects color palette 0 or 8 is colored to the color palette set by RC13 to RC16 of OSD RAM in character units (refer to Figure 2.16.28).
- SPRITE display $\qquad$ 8 kinds
Color palette selection range (color palettes 0 to 7 or 8 to 15) can be selected by bit 4 of the OSD control register 3 (address 020716). Color palettes are set in dot units according to the CD font data (the OSD RAM <color dot font> contents) from among the selection range.

Notes 1: Color palette 8 is always selected for bordering and solid space output (OUT 1 output) regardless of the set value in the register.
2: Color palette 0 (transparent) and the transparent setting of other color palettes will differ. When there are multiple layers overlapping (on top of each other, piled up), and the priority layer is color palette 0 (transparent), the bottom layer is displayed, but if the priority layer is the transparent setting of any other color palette, the background is displayed without displaying the bottom layer (refer to Figure 2.16.28).

### 2.16.8 Character Background Color

The display area around the characters can be colored in with a character background color. Character background colors are set in character units.

- CC mode 4 kinds
Color palette selection range (color codes 0 to 3,4 to 7 , 8 to 11 , or 12 to 15) can be selected by bits 1 and 2 of the OSD control register 3 (address 020716). Color palettes are set by bits RC20 and RC21 of the OSD RAM from among the selection range.
- OSDS mode 16 kinds
Color palettes are set by bits RC15, RC16, RC20, and RC21 of the OSD RAM.

Note: The character background is displayed in the following part:
(character display area) - (character font) - (border).
Accordingly, the character background color and the color signal for these two sections cannot be mixed.


Notes 1: Color palettes are selected by OSD control register 3 (address 020716).
2: Only in CDOSD mode, a dot which selects color palette 0 or 8 is colored to of OSD RAM in character units.

Figure 2.16.26 Color palette selection

Dot area specified to color palette 1
Set values of OSD RAM (RC16 to RC13)


Dot area specified to color palette 0
When setting black and blue to color palettes 1 and 2, respectively (only in CDOSD mode).

Figure 2.16.27 Set of color palette 0 or 8 in CDOSD mode


Figure 2.16.28 Difference between color palette 0 (transparent) and transparent setting of other color palettes

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

OSD control register 3

## b7 b6 b5 b4 b3 b2 b1 b0



Symbol
OC3

Address
020716

When reset
0016

| Bit symbol | Bit name | Function | R; W |
| :---: | :---: | :---: | :---: |
| OC30 | CC mode character color selection bit | 0 : Color palettes 0 to 7 <br> 1: Color palettes 8 to 15 | O:O |
| OC31 | CC mode character background color selection bits (See note) | b2 b1 <br> 0 $0:$ Color palettes 0 to 3 <br> 0 $1:$ Color palettes 4 to 7 <br> 1 $0:$ Color palettes 8 to 11 <br> 1 $1:$ Color palettes 12 to 15 | O: |
| OC32 |  |  | $\bigcirc 0$ |
| OC33 | CDOSD mode character color selection bit | 0 : Color palettes 0 to 7 <br> 1: Color palettes 8 to 15 | $\bigcirc$ |
| OC34 | SPRITE color selection bit | 0 : Color palettes 0 to 7 <br> 1: Color palettes 8 to 15 | O:O |
| OC35 | OSD mode window control bit | 0: Window OFF <br> 1: Window ON | O:O |
| OC36 | CC mode window control bit | 0: Window OFF <br> 1: Window ON | O:O |
| OC37 | CDOSD mode window control bit | 0: Window OFF <br> 1: Window ON | $\bigcirc$ |

Note: Color palette 8 is always selected for solid space (when OUT1 output is selected), regardless of value of this register.

Figure 2.16.29 OSD control register 3

Color palette register i


Figure 2.16.30 Color palette register i (i=1 to 7, 9 to 15)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.9 OUT1, OUT2 Signals

The OUT1, OUT2 signals are used to control the luminance of the video signal. The output waveform of the OUT1, OUT2 signals is controlled by bit 6 of the color palette register i (refer to Figure 2.16.30), bits 0 to 2 of the block control register i (refer to Figure 2.16.4) and RC17 of OSD RAM. The setting values for controlling OUT1, OUT2 and the corresponding output waveform is shown in Figure 2.16.31.


Figure 2.16.31 Setting value for controlling OUT1, OUT2 and corresponding output waveform

### 2.16.10 Attribute

The attributes (flash, underline, italic fonts) are controlled to the character font. The attributes for each character are specified by RC14 to RC16 of OSD RAM (refer to Figure 2.16.26). The attributes to be controlled are different depending on each mode.
CC mode $\qquad$ Flash, underline, italic for each character
OSDS mode $\qquad$ Border (all bordered, shadow bordered can be selected) for each block

## (1) Under line

The underline is output at the 23rd and 24th lines in vertical direction only in the CC mode. The underline is controlled by RC16 of OSD RAM. The color of underline is the same color as that of the character font.

## (2) Flash

The parts of the character font, the underline, and the character background are flashed only in the CC mode. The flash for each character is controlled by RC15 of OSD RAM. The ON/OFF for flash is controlled by bit 3 of the OSD control register 1 (refer to Figure 2.16.3). When this bit is " 0 , " only character font and underline flash. When "1," for a character without solid space output, R, G, B and OUT1 (all display area) flash, for a character with solid space output, only R, G, and B (all display area) flash. The flash cycle bases on the Vsync count.
<NTSC method> • VsYNC cycle $\times 24 \approx 400 \mathrm{~ms}$ (at flash ON)
-VsYNC cycle $\times 8 \approx 133 \mathrm{~ms}$ (at flash OFF)

## (3) Italic

The italic is made by slanting the font stored in OSD ROM to the right only in the CC mode. The italic is controlled by RC14 of OSD RAM.

The display example attribute is shown in Figure 2.16.33. In this case, " $R$ " is displayed.
Notes 1: When setting both the italic and the flash, the italic character flashes.
2: When a flash character (with flash character background) adjoin on the right side of a nonflash italic character, parts out of the non-flash italic character is also flashed.
3: OUT2 is not flashed.
4: When the pre-divide ratio $=1$, the italic character with slant of $1 \operatorname{dot} \times 5$ steps is displayed ; when the pre-divide ratio $=2$, the italic character with slant of $1 / 2 \operatorname{dot} \times 10$ steps is displayed (refer to Figure 2.16 .32 (c), (d)). However, when displaying the italic character with the predivide ratio $=1$, set the OSD clock frequency to 11 MHz to 14 MHz .
5: The boundary of character color is displayed in italic. However, the boundary of character background color is not affected by the italic (refer to Figure 2.16.33).
6: The adjacent character (one side or both side) to an italic character is displayed in italic even when the character is not specified to display in italic (refer to Figure 2.16.33).
7: When displaying the 32nd character (in 32-character mode)/42nd character (in 42-character mode) in the italic and when solid space is off ( $\mathrm{OC} 14=$ " 0 "), parts out of character area is not displayed (refer to Figure 2.16.33).


Figure 2.16.32 Example of attribute display (in CC mode)


Figure 2.16.33 Example of italic display

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

## (4) Border

The border is output in only the OSDS mode. The all bordered (bordering around of character font) and the shadow bordered (bordering right and bottom sides of character font) are selected (refer to Figure 2.16.34) by bit 2 of the OSD control register 1 (refer to Figure 2.16.3). The ON/OFF switch for borders can be controlled in block units by bits 0 to 2 of the block control register i (refer to Figure 2.16.4).

The OUT1 signal is used for border output. The border color is fixed at color palette 8 (block). The border color for each screen is specified by the border color register i .
The horizontal size ( $x$ ) of border is 1Tc (OSD clock cycle divided in the pre-divide circuit) regardless of the character font dot size. However, only when the pre-divide ratio $=2$ and character size $=1.5 \mathrm{Tc}$, the horizontal size is 1.5 Tc . The vertical size (y) different depending on the screen scan mode and the vertical dot size of character font.

Notes 1 : The border dot area is the shaded area as shown in Figure 2.16.36.
2 : When the border dot overlaps on the next character font, the character font has priority (refer to Figure 2.16.37 A). When the border dot overlaps on the next character back ground, the border has priority (refer to Figure 2.16.37 B).

3 : The border in vertical out of character area is not displayed (refer to Figure 2.16.38).


Figure 2.16.34 Example of border display


Figure 2.16.35 Horizontal and vertical size of border


Figure 2.16.36 Border area


Figure 2.16.37 Border priority

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.11 Automatic Solid Space Function

This function generates automatically the solid space (OUT1 or OUT2 blank output) of the character area in the CC mode.

The solid space is output in the following area :

- the character area except character code "00916"
the character area on the left and right sides
This function is turned on and off by bit 4 of the OSD control register 1 (refer to Figure 2.16.3),
OUT1 or OUT2 output is selected by bit 3 of the OSD control register 2.

Notes 1: When selecting OUT1 as solid space output, character background color with solid space output is fixed to color palette 8 (black) regardless of setting.
2: When selecting any font except blank font as the character code "00916," the set font is output.

Table 2.16.10 Setting for automatic solid space

| Bit 4 of OSD control register 1 | 0 |  |  |  | 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 3 of OSD control register 2 | 0 |  | 1 |  | 0 |  | 1 |  |
| RC17 of OSD RAM | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| OUT1 output signal | - Character font area <br> -Character background area |  | -Character font area <br> -Character background area |  | - Solid space area |  | - Character font area <br> - Character background area |  |
| OUT2 output signal | OFF | -Character display area | OFF | -Character display area | OFF | -Character display area | - Solid space | - Solid space -Character display area |

When setting the character code " 00516 " as the character $\mathrm{A}, ~ " 00616$ " as the character B .
(OSD RAM)
$005009009009006006 \cdots 006$

| 16 | 16 | 16 | 16 | 16 | 16 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |



character character 42nd character (in 42-character mode)

Figure 2.16.38 Display screen example of automatic solid space

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.12 Multiline Display

This microcomputer can ordinarily display 16 lines on the CRT screen by displaying 16 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD1 interrupts.
An OSD1 interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block. The mode in which an OSD1 interrupt occurs is different depending on the setting of the OSD control register 2 (refer to Figure 2.16.7).

- When bit 7 of the OSD control register 2 is " 0 "

An OSD1 interrupt request occurs at the completion of layer 1 block display.

- When bit 7 of the OSD control register 2 is " 1 "

An OSD1 interrupt request occurs at the completion of layer 2 block display.

Notes 1: An OSD1 interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register i (addresses 021016 to 021F16), an OSD1 interrupt request does not occur (refer to Figure 2.16.41 (A)).

2: When another block display appears while one block is displayed, an OSD1 interrupt request occurs only once at the end of the another block display (refer to Figure 2.16.40 (B)).

3: On the screen setting window, an OSD1 interrupt occurs even at the end of the CC mode block (off display) out of window (refer to Figure 2.16.40 (C)).


Figure 2.16.40 Note on occurrence of OSD1 interrupt

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

### 2.16.13 SPRITE OSD Function

This is especially suitable for cursor and other displays as its function allows for display in any position, regardless of the validity of block OSD displays or display positions. The sprite font is a RAM font consisting of 16 horizontal dots $\times 20$ vertical dots, three planes, and three bits of data per dot. Each plane has corresponding color palette selection bit, and 8 kinds of color palettes can be selected by the plane bit combination (three bits) for each dot. In addition, the selection range (color palettes 0 to 7 and 8 to 15) can be set, per screen, by bit 4 of the OSD control register 3 . The color palette is set in dot units according to the OSD RAM (SPRITE) contents from among the selection range. It is possible to add arbitrary font data by software as the SPRITE fonts consist of RAM font.

The SPRITE OSD control register can control SPRITE display, dot size, interrupt position, and interrupt generation factors for the SPRITE OSD. The display position can also be set independently of the block display by the SPRITE horizontal position registers and the sprite horizontal vertical position registers. At this time, the horizontal position is set in 2048 steps in 2TOSC units, and the vertical position is set in 1024 steps in 1TH units. When SPRITE display overlaps with other OSD displays, SPRITE display is always given priority. However, the SPRITE display overlaps with the display which includes OUT2 output, OUT2 in the OSD is output without masking.

Notes 1: The SPRITE OSD function cannot output OUT2.
2: When using SPRITE OSD, do not set HS $\leq$ " 00316 ", HS $\geq$ " 80016 ."
3: When using SPRITE OSD, do not set VS = "00016," VS $\geq$ "40016."


Example of SPRITE font


Example of SPRITE display

Figure 2.16.41 SPRITE OSD display example


Figure 2.16.42 SPRITE OSD control register


Figure 2.16.43 SPRITE horizontal position register

SPRITE vertical position register


Note : Do not set VS = "00016," VS $\geq$ " 40016 ."

Figure 2.16.44 SPRITE vertical position register $\mathbf{i}(\mathbf{i}=\mathbf{1}, \mathbf{2})$

### 2.16.14 Window Function

The window function can be set windows on-screen and output OSD within only the area where the window is set.
The ON/OFF for vertical window function is performed by bit 5 of the OSD control register 1 and is used to select vertical window function or vertical blank function by bit 6 of the OSD control register 2. Accordingly, the vertical window function cannot be used simultaneously with the vertical blank function. The display mode to validate the window function is selected by bits 5 to 7 of the OSD control register 3. The top border is set by the top border control register (TB) and the bottom border is set by the bottom border control register (BB).
The ON/OFF for horizontal window function is performed by bit 4 of the OSD control register 2 and is used interchangeably for the horizontal blank function with bit 5 of the OSD control register 2. Accordingly, the horizontal blank function cannot be used simultaneously with the horizontal window function. The display mode to validate the window function is selected by bits 5 to 7 of the OSD control register 3 . The left border is set by the left border control register (LB), and the right border is set by the right border control register (RB).

Notes 1: Horizontal blank and horizontal window, as well as vertical blank and vertical window can not be used simultaneously.
2: When the window function is ON by OSD control registers 1 and 2, the window function of OUT2 is valid in all display mode regardless of setting value of the OSD control register 3 (bits 5 to 7). For example, even when make the window function valid in only CC mode, the function of OUT2 is valid in OSD and CDOSD modes.
3: As for SPRITE display, the window function does not operate.


Figure 2.16.45 Example of window function (When CC mode is valid)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

### 2.16.15 Blank Function

The blank function can output blank (OUT1) area on all sides (vertical and horizontal) of the screen. This provides the blank signal, wipe function, etc., when outputting a 3:4 image on a wide screen.
The ON/OFF for vertical blank function is performed by bit 5 of the OSD control register 1 and is used to select vertical window function or vertical blank function by bit 6 of the OSD control register 2. Accordingly, the vertical blank function cannot be used simultaneously with the vertical window function. The top border is set by the top border control register (TB), and the bottom border is set by the bottom border control register (BB), in 1 H units.

The ON/OFF for horizontal blank function is performed by bit 4 of the OSD control register 2 and is used interchangeably for the horizontal window function with bit 5 of the OSD control register 2 . Accordingly, the horizontal blank function cannot be used simultaneously with the horizontal window function. The left border is set by the left border control register (LB) and the right border is set by the right border control register (RB), in 4Tosc units.
The OSD output (except raster) in area with blank output is not deleted.
These blank signals are not output in the horizontal/vertical blanking interval.

Notes 1 : Horizontal blank and horizontal window, as well as vertical blank and vertical window can not be used simultaneously.
2: When using the window function, be sure to set " 1 " to bit 0 of OSD control register 1 .


Figure 2.16.46 Blank output example (when OSD output is B + OUT1)


Figure 2.16.47 Top border control register

Bottom border control register
(b15) (b8)


Notes 1 : Do not set BBR $\geq$ " 40016 ."
2 : Set as TBR < BBR.

Figure 2.16.48 Bottom border control register


Figure 2.16.49 Left border control register

Right border control register


Notes 1 : Do not set RBR $\geq$ " 80016 ."
2 : Set as LBR < RBR.

Figure 2.16.50 Bottom border control register

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.16 Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 6 to 0 of the raster color register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 512 raster colors can be obtained.
When the character color/the character background color overlaps with the raster color, the color (R, G, B, OUT1, OUT2), specified for the character color/the character background color, takes priority of the raster color. This ensures that the character color/the character background color is not mixed with the raster color.
The raster color register is shown in Figure 2.16.51, the example of raster coloring is shown in Figure 2.16.52.

Note: Raster is not output to the area which includes blank area.


Figure 2.16.51 Raster color register


Figure 2.16.52 Example of raster coloring

### 2.16.17 Scan Mode

This microcomputer has the bi-scan mode for corresponding to HSYNC of double speed frequency. In the bi-scan mode, the vertical start display position and the vertical size is two times as compared with the normal scan mode. The scan mode is selected by bit 1 of the OSD control register 1 (refer to Figure 2.16.3).

Table 2.16.12 Setting for scan mode

| Scan Mode | Normal Scan | Bi-Scan |
| :--- | :---: | :---: |
| Bit 1 of OSD control register 1 | 0 | 1 |
| Vertical display start position | Value of vertical position register $\times 1 \mathrm{H}$ | Value of vertical position register $\times 2 \mathrm{H}$ |
| Vertical dot size | $1 \mathrm{Tc} \times 1 / 2 \mathrm{H}$ | $1 \mathrm{Tc} \times 1 \mathrm{H}$ |
|  | $1 \mathrm{Tc} \times 1 \mathrm{H}$ | $1 \mathrm{Tc} \times 2 \mathrm{H}$ |
|  | $2 \mathrm{Tc} \times 2 \mathrm{H}$ | $2 \mathrm{Tc} \times 4 \mathrm{H}$ |
|  | $3 \mathrm{Tc} \times 3 \mathrm{H}$ | $3 \mathrm{Tc} \times 6 \mathrm{H}$ |

### 2.16.18 R, G, B Signal Output Control

The form of R, G, B signal output is controlled by bit 4 of the clock register and bit 2 of the OSD control register 2 as the table below.

Table 2.16.13 R, G, B signal output control

| Bit 4 of clock <br> control register | Bit 2 of OSD <br> control register 2 | Form of R, G, B signal output |
| :---: | :---: | :---: |
| 0 | 0 | Each R, G, B pin outputs 2 values (digital output). |
|  | 1 | Each R, G, B pin outputs 4 values (analog output). |
| 1 |  | Each R, R' (P73), G, G' (P60), B, B' (P57) pin outputs 2 values. <br> (Corresponding to each signal output control bits of color palette register i) <br> R, G, B: CRi_1, CRi_3, CRi_5, respectively <br> R', G', B': CRi_0, CRi_2, CRi_4, respectively |
|  |  |  |
|  |  |  |
|  |  |  |

[^1]
### 2.16.19 OSD Reserved Register

OSD reserved register i (i=1, 2)

|  | b6 | b5 | b4 | b3 | , | b1 | b0 | Symbol | Address | When reset |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |
|  |  |  |  |  |  |  |  | OR2 | 027C16 | 0016 |  |  |
|  |  |  |  |  |  |  |  | Bit symbol | Bit name | Description | R | W |
|  |  |  |  |  |  |  |  | Reserved bits |  | Mest always be sed to " 0 " | $\bigcirc$ | $\bigcirc$ |

Figure 2.16.53 OSD reserved register $\mathbf{i}(\mathbf{i = 1}, 2)$


Figure 2.16.54 OSD reserved register 3

### 2.17 Programmable I/O Ports

There are 78 programmable I/O ports: P0-P5, P60-P63, P67, P7, P82, P83, P86, P87, P90-P94 and P10. Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set.
Figures 2.17.1 to 2.17 .4 show the programmable I/O ports.
Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.
To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

### 2.17.1 Direction Registers

Figures 2.17 .6 to 2.17 .9 show the direction registers.
These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

## (1) Effect of the protection register

Data written to the direction register of P9 is affected by the protection register. The direction register of P9 cannot be easily written.

### 2.17.2 Port Registers

Figures 2.17 .10 to 2.17 .13 show the port registers.
These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

## (1) Reading a port register

With the direction register set to output, reading a port register takes out the content of the port register, not the content of the pin. With the direction register set to input, reading the port register takes out the content of the pin.

## (2) Writing to a port register

With the direction register set to output, the level of the written values from each relevant pin is output by writing to a port register. Writing to the port register, with the direction register set to input, inputs a value to the port register, but nothing is output to the relevant pins. The output level remains floating.

### 2.17.3 Pull-up Control Registers

Figures 2.17 .15 to 2.17 .17 show the pull-up control registers.
The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.
However, in memory expansion mode and microprocessor mode, pull-up control register of P0 to P5 is invalid.

### 2.17.4 Port Control Register

Figure 2.17.14 shows the port control register.
The bit 0 of port control register is used to read port P1 as follows:
0 : When port P1 is input port, port input level is read.
When port P1 is output port, the contents of port P1 register is read.
1: The contents of port P1 register is read through port P1 is input/output port.
This register is valid in the following :

- External bus width is 8 bits in microprocessor mode or memory expansion mode.
- Port P1 can be used as a port in multiplexed bus for the entire space.


Figure 2.17.1 Programmable I/O ports (1)

P82, P83

P44-P47,


P57,
P60, P61,
P73, P74, P76


P70, P71


Figure 2.17.2 Programmable I/O ports (3)


Figure 2.17.3 Programmable I/O ports (2)


Figure 2.17.4 Programmable I/O ports (4)


Figure 2.17.5 I/O pins

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Figure 2.17.6 Port Pi direction register ( $\mathrm{i}=0$ to 10 , except 6, 8, 9)

Port P6 direction register


Figure 2.17.7 Port P6 direction register

## Port P8 direction register



Figure 2.17.8 Port P8 direction register

Port P9 direction register


Note: Set bit 2 of protect register (address 000A 16) to " 1 " before rewriting to the port P9 direction register.

Figure 2.17.9 Port P9 direction register

## MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP

Port Pi register


Symbol
Pi (i = 0 to 10, except 6, 8, 9)

| Bit symbol | Bit name | Function | R:W |
| :---: | :---: | :---: | :---: |
| Pi_0 | Port Pio register | Data is input and output to and from each pin by reading and writing to and from each corresponding bit 0 : "L" level data <br> 1 : "H" level data $\text { (i = } 0 \text { to } 10 \text { except } 6,8,9 \text { ) }$ | O O |
| Pi_1 | Port Pi1 register |  | 0 O |
| Pi_2 | Port Pi2 register |  | $\bigcirc \mathrm{O}$ |
| Pi_3 | Port Pi3 register |  | 0 |
| Pi_4 | Port Pi4 register |  | 0 O |
| Pi_5 | Port Pi5 register |  | 0 O |
| Pi_6 | Port Pi6 register |  | O |
| Pi_7 | Port Pi7 register |  | 0 |

Address
03E016, 03E116, 03E416, 03E516, 03E816, 03E916, 03ED16, $03 F 416$

When reset Indeterminate Indeterminate

R'W

Data is input and output to and from each pin by reading and writing to and from each corresponding bit

- " "L" level data

1 : " H " level data
( $\mathrm{i}=0$ to 10 except $6,8,9$ )

Note: Since P70 and P71 are N-channel open-drain ports, the data is high-impedance.

Figure 2.17.10 Port Pi register ( $\mathbf{i}=0$ to 10 , except $6,7,8$ )

Port P6 register


Figure 2.17.11 Port P6 register

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## Port P8 register



Figure 2.17.12 Port P8 register


Figure 2.17.13 Port P9 register 0
(

Figure 2.17.14 Port control register

Pull-up control register 0


Figure 2.17.15 Pull-up control register 0

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 



Figure 2.17.16 Pull-up control register 1


Figure 2.17.17 Pull-up control register 2

Table 2.17.1 Example connection of unused pins in single-chip mode

| Pin name | Connection |
| :--- | :--- |
| Ports P0 to P10 | After setting for input mode, connect every pin to V ss or Vcc via a <br> resistor; or after setting for output mode, leave these pins open. |
| Xout (Note) | Open |
| AVcc | Connect to Vcc |
| AVss, BYTE | Connect to Vss |
| CNVss | Connect via resistor to V ss (Pull-down) |

Note: With external clock input to X in pin.
Table 2.17.2 Example connection of unused pins in memory expansion mode and microprocessor mode

| Pin name | Connection |
| :---: | :---: |
| Ports P6 to P10 | After setting for input mode, connect every pin to V ss or Vcc via a resistor; or after setting for output mode, leave these pins open. |
| $\mathrm{P} 45 / \overline{\mathrm{CS} 1}$ to P47/ES3 | Sets ports to input mode, sets bits $\overline{\mathrm{CS} 1}$ through $\overline{\mathrm{CS} 3}$ to " 0 ," and connects to Vcc via resistors (pull-up). |
| $\overline{\mathrm{BHE}}, \mathrm{ALE}, \mathrm{HLDA}$, Xout(Note), BCLK | Open |
| $\overline{\mathrm{HOLD}}, \overline{\mathrm{RDY}}$ | Connect via resistor to V cc (pull-up) |
| AVcc | Connect to Vcc |
| AVss | Connect to Vss |
| CNVss | Connect via resistor to VSS (pull-down) in the memory expansion mode. Connect via resistor to V cc (pull-up) in the microprocessor mode. |

Note: With external clock input to X in pin.


Figure 2.17.18 Example connection of unused pins

## 3. USAGE PRECAUTION

### 3.1 Timer A (timer mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF ${ }_{16}$ ". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

### 3.2 Timer A (event counter mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16" by underflow or " 000016 " by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
(2) When stop counting in free run type, set timer again.

### 3.3 Timer A (one-shot timer mode)

(1) Setting the count start flag to " 0 " while a count is in progress causes as follows:

- The counter stops counting and a content of reload register is reloaded.
- The TAiout pin outputs "L" level.
- The interrupt request generated and the timer Ai interrupt request bit goes to " 1 ".
(2) The timer Ai interrupt request bit goes to " 1 " if the timer's operation mode is set using any of the following procedures:
- Selecting one-shot timer mode after reset.
- Changing operation mode from timer mode to one-shot timer mode.
- Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to " 0 " after the above listed changes have been made.

### 3.4 Timer A (pulse width modulation mode)

(1) The timer Ai interrupt request bit becomes " 1 " if setting operation mode of the timer in compliance with any of the following procedures:

- Selecting PWM mode after reset.
- Changing operation mode from timer mode to PWM mode.
- Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to " 0 " after the above listed changes have been made.
(2) Setting the count start flag to " 0 " while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to " 1 ". If the TAiOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes " 1 ".

### 3.5 Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

### 3.6 Timer B (pulse period, pulse width measurement mode)

(1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to " 1 ".
(2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

### 3.7 A-D Converter

(1) Write to each bit (except bit 6) of A-D control register 0 , to each bit of A-D control register 1 , and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
In particular, when the Vref connection bit is changed from " 0 " to " 1 ", start A-D conversion after an elapse of $1 \mu \mathrm{~s}$ or longer.
(2) When changing A-D operation mode, select analog input pin again.
(3) When using A-D converter in the one-shot mode and in the single sweep mode

After confirming the completion of A-D conversion, read the A-D register (the completion of A-D conversion is determined by $A-D$ interrupt request bit).
(4) When using A-D converter in the repeat mode and in the repeat sweep mode Use the main clock without dividing as the internal clock of CPU.
(5) The A-D conversion in the sweep mode needs the time as follows; (number of sweep pins +2 pins) $\times$ repeat times $\times A-D$ conversion time for 1 pin.
(6) When operating OSD or operating data slicer using the HsYNC and VsYNC input, do not use the A-D sweap mode (single sweap mode, repeat sweap mode 0 , and repeat sweap mode 1 ).

### 3.8 Stop Mode and Wait Mode

(1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.
(2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are perfected and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1."

### 3.9 Interrupts

(1) Reading address 0000016

- When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 0000016 will then be set to " 0 ". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to " 0 ".
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 0000016 by software.
(2) Setting the stack pointer
- The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
(3) External interrupt
- When the polarity of the $\overline{\mathrm{NT} 0}$ and $\overline{\mathrm{NT} 1}$ pins is changed, the interrupt request bit is sometimes set to "1." After changing the polarity, set the interrupt request bit to "0."
(4) Rewrite the interrupt control register
- To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:


## Example 1:

INT_SWITCH1:
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
NOP ; Four NOP instructions are required when using HOLD function.
NOP
FSET I ; Enable interrupts.

## Example 2:

INT_SWITCH2:
FCLR | ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TA0IC int. priority level and int. request bit.
MOV.W MEM, RO ; Dummy read.
FSET I ; Enable interrupts.

## Example 3:

 INT_SWITCH3:PUSHC FLG ; Push Flag register onto stack
FCLR I ; Disable interrupts.
AND.B \#00h, 0055h ; Clear TAOIC int. priority level and int. request bit.
POPC FLG ; Enable interrupts.
The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

- When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
Instructions : AND, OR, BCLR, BSET


### 3.10 Built-in PROM version

### 3.10.1 All built-in PROM versions

High voltage is required to program to the built-in PROM. Be careful not to apply excessive voltage. Be especially careful during power-on.

### 3.10.2 One Time PROM version

One Time PROM versions shipped in blank, of which built-in PROMs are programmed by users, are also provided. For these microcomputers, a programming test and screening are not performed in the assembly process and the following processes. To improve their reliability after programming, we recommend to program and test as flow shown in Figure 3.10.1 before use.


Figure 3.10.1 Programming and test flow for One Time PROM version

## 4. ITEMS TO BE SUBMITTED WHEN ORDERING MASKED ROM VERSION

Please submit the following when ordering masked ROM products.
(1) Mask ROM confirmation form
(2) Mark specification sheet
(3) ROM data : EPROMs (3 sets)
*: In the case of EPROMs, there sets of EPROMs are required per pattern.
*: In the case of floppy disks, 3.5-inch double-sided high-density disk (IBM format) is required per pattern.

## 5. ELECTRICAL CHARACTERISTICS

### 5.1. Absolute Maximum Ratings

Table 5.1.1 Absolute maximum ratings

| Symbol | Parameter | Condition | Rated value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | -0.3 to 6.5 | V |
| AVcc | Analog supply voltage |  | -0.3 to 6.5 | V |
| VI | Input voltage P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P 27, <br>  P 30 to $\mathrm{P} 37, \mathrm{P} 40$ to $\mathrm{P} 47, \mathrm{P} 50$ to P 57, <br>  P 60 to $\mathrm{P} 63, \mathrm{P} 67, \mathrm{P} 70$ to P 77, <br>  $\mathrm{P} 82, \mathrm{P} 83, \mathrm{P} 86, \mathrm{P} 87$, <br>  P 90 to P94, P100 to $\mathrm{P} 107, \mathrm{XIN}$, <br>  OSC1, RESET |  | -0.3 to Vcc+0.3 | V |
| VI | Input voltage CNVss, BYTE |  | -0.3 to 6.5 (Note) | V |
| Vo | Output voltage PO 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to P27, <br>  P 30 to $\mathrm{P} 37, \mathrm{P} 40$ to $\mathrm{P} 47, \mathrm{P} 50$ to P 57, <br>  $\mathrm{P60}$ to $\mathrm{P} 63, \mathrm{P} 67, \mathrm{P} 72$ to P77, <br>  $\mathrm{P} 82, \mathrm{P} 83, \mathrm{P} 86, \mathrm{P} 87$, <br>  P 90 to P94, P100 to P107, <br>  R, G, B, OUT1, OUT2, OSC2, <br>  Xout |  | -0.3 to Vcc+0.3 | V |
| Vo | Output voltage P70,P71 |  | -0.3 to 6.5 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 500 | mW |
| Topr | Operating ambient temperature |  | -10 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note: When writing to EPROM, only CNVSS is -0.3 to $13(\mathrm{~V})$.

### 5.2 Recommended Operating Conditions

Table 5.2.1 Recommended operating conditions (referenced to $\mathrm{Vcc}=4.5 \mathrm{~V}$ to 5.5 V at $\mathrm{Ta}=-10^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter |  |  |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ. | Max. |  |
| Vcc | Supply voltage (Note 3) |  |  |  | 4.5 | 5.0 | 5.5 | V |
| AVcc | Analog supply voltage (Note 3) |  |  |  |  | Vcc |  | V |
| Vss | Supply voltage |  |  |  |  | 0 |  | V |
| AVss | Analog supply voltage |  |  |  |  | 0 |  | V |
| VIH | HIGH input voltage P31 to P37, P40 to P47, P50 to P57, <br>  P60 to P63, P67, P70 to P77, P82, P83, P86, P87, <br>  P9o to P94, P100 to P107, HLF, VHOLD, CVIN, <br>  TVSETB, XIN, OSC1, RESET, CNVss, BYTE |  |  |  | 0.8 Vcc |  | Vcc | V |
| VIH | HIGH input voltage | P0o to P07, P10 to P17, P20 to P27, P30 (during single-chip mode) |  |  | 0.8 Vcc |  | Vcc | V |
| VIH | HIGH input voltage | P0o to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion and microprocessor modes) |  |  | 0.5 Vcc |  | Vcc | V |
| VIL | LOW input voltage | P31 to P37, P40 to P47, P50 to P57, <br> P60 to P63, P67, P70 to P77, P82, P83, P86, P87, P9o to P94, P100 to P107, Xin, OSC1, RESET, CNVss, BYTE |  |  | 0 |  | 0.2Vcc | V |
| $\mathrm{V}_{\text {IL }}$ | LOW input voltage | P 00 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ (during single-chip mode) |  |  | 0 |  | 0.2Vcc | V |
| VIL | LOW input voltage | P0o to P07, P10 to P17, P20 to P27, P30 (data input function during memory expansion and microprocessor modes) |  |  | 0 |  | 0.16 Vcc | V |
| IOH (peak) | HIGH peak output current | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P4o to P47, P50 to P57, P60 to P63, P72 to P77, P82, P83, P86, P87, P9o to P94, P100 to P107, R, G, B, OUT1, OUT2 |  |  |  |  | -10.0 | mA |
| $\mathrm{IOH}_{\text {(avg }}$ | HIGH average outpu current | P 0 to $\mathrm{P} 07, \mathrm{P} 10$ to $\mathrm{P} 17, \mathrm{P} 20$ to $\mathrm{P} 27, \mathrm{P} 30$ to P 37 , P4o to P47, P50 to P57, P60 to P63, P67, P72 to P77, P82, P83, P86, P87, P9o to P94, P100 to P107, R, G, B, OUT1, OUT2 |  |  |  |  | -5.0 | mA |
| $\mathrm{IOL}_{\text {(peak) }}$ | LOW peak output current | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P63, P67, P72 to P77, P82, P83, P86, P87, P9o to P94, P100 to P107, R, G, B, OUT1, OUT2 |  |  |  |  | 10.0 | mA |
| IOL (avg) | LOW average outpu current | P0 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P63, P67, P70 to P77, P82, P83, P86, P87, P90 to P94, P100 to P107, R, G, B, OUT1, OUT2 |  |  |  |  | 5.0 | mA |
| $f(X I N)$ | Main clock input oscillation frequency |  |  |  |  |  | 10 | MHz |
| $\mathrm{f}(\mathrm{XcIN})$ | Sub-clock oscillation frequency |  |  |  |  | 32.768 | 50 | kHz |
| fosc | Oscillation frequen | (for OSD) | OSC1 | LC oscillating mode | 11.0 |  | 27.0 | MHz |
|  |  |  |  | Ceramic oscillating mode | 24.0 |  | 25.0 |  |
| f CVIN | Input frequency |  | Horizontal sync. signal of video signal |  | 15.262 | 15.743 | 16.206 | kHz |
| VI | Input amplitude video signal CVIN |  |  |  | 1.5 | 2.0 | 2.5 | V |

Notes 1: The mean output current is the mean value within 100 ms .
2: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80 mA max. The total loh (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80 mA max. The total Iol (peak) for ports P3, P4, P5, P6, P7, P82 and P83 must be 80 mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, P82 and P83 must be 80 mA max.
3: Connect $0.1 \mu \mathrm{~F}$ or more capacitor externally between the power source pins Vcc-Vss and AVcc-AVss so as to reduce power source noise. Also connect $0.1 \mu \mathrm{~F}$ or more capacitor externally between the power source pins Vcc-CNVss.

### 5.3 Electrical Characteristics

Table 5.3.1 Electrical characteristics (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$ unless otherwise specified)


### 5.4 A-D Conversion Characteristics

Table 5.4.1 A-D conversion characteristics (referenced to $\mathrm{Vcc}=\mathrm{AVcc}=5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{AVss}=0 \mathrm{~V}$ at Ta $=25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=\mathbf{1 0} \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter |  | Measuring condition | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  | $\mathrm{V}_{\text {Ref }}=\mathrm{V}_{\text {cc }}$ |  |  | 8 | Bits |
| - | Absolute accuracy | Sample \& hold function not available | Vref $=$ VcC $=5 \mathrm{~V}$ |  |  | $\pm 5$ | LSB |
|  |  | Sample \& hold function available (8 bit) | $\mathrm{V}_{\text {REF }}=\mathrm{VcC}=5 \mathrm{~V}$ |  |  | $\pm 5$ | LSB |
| Rladder | Ladder resistance |  | $\mathrm{V}_{\text {ReF }}=\mathrm{V}_{\text {cc }}$ | 10 |  | 40 | k $\Omega$ |
| tconv | Conversion time |  |  | 2.8 |  |  | $\mu \mathrm{s}$ |
| tsamp | Sampling time |  |  | 0.3 |  |  | $\mu \mathrm{s}$ |
| Vref | Reference voltage |  |  |  | Vcc |  | V |
| VIA | Analog input voltage |  |  | 0 |  | Vcc | V |

### 5.5 D-A Conversion Characteristics

Table 5.5.1 D-A conversion characteristics (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=\mathrm{AVss}=0 \mathrm{~V}$ at $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$, $\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}$ unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  |  | Unit |
| :--- | :--- | :--- | ---: | ---: | ---: | :---: |
|  |  |  |  | Min. | Typ. |  |

Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016." The A-D converter's ladder resistance is not included.
Also, when the Vref is unconnected at the A-D control register, IvREF is sent.

### 5.6 Analog R, G, B Output Characteristics

Table 5.6.1 Analog R, G, B output characteristics (Vcc $=5 \mathrm{~V} \pm 10 \%$, $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}, \mathrm{Ta}=$ $-10^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, unless otherwise specified)

| Symbol | Parameter | Test conditions | Standard |  | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Max. |  |  |
| Ro | Output impedance | Vcc $=4.5 \mathrm{~V}$ |  | 2 | $\mathrm{k} \Omega$ |
| VoE | Output deviation | Vcc $=5.5 \mathrm{~V}$ |  | $\pm 0.5$ | V |
| TsT | Settling time | Vcc $=4.5 \mathrm{~V}$, <br> load capacity of 10 pF, <br> load resistance of $20 \mathrm{k} \Omega$, <br> $70 \%$ DC level |  | 50 | ns |

### 5.7 Timing Requirements

Table 5.7.1 External clock input (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time | 100 |  | ns |
| tw(H) | External clock input HIGH pulse width | 40 |  | ns |
| tw(L) | External clock input LOW pulse width | 40 |  | ns |
| tr | External clock rise time |  | 15 | ns |
| tf | External clock fall time |  | 15 | ns |

Table 5.7.2 Memory expansion and microprocessor modes (referenced to Vcc =5V, Vss = 0 V at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tac1(RD-DB) | Data input access time (no wait) |  | (Note) | ns |
| tac2(RD-DB) | Data input access time (with wait) |  | (Note) | ns |
| tac3(RD-DB) | Data input access time (when accessing multiplex bus area) |  | (Note) | ns |
| tsu(DB-RD) | Data input setup time | 40 |  | ns |
| tsu(RDY-BCLK ) | $\overline{\mathrm{RDY}}$ input setup time | 30 |  | ns |
| tsu(HOLD-BCLK) | HOLD input setup time | 40 |  | ns |
| th(RD-DB) | Data input hold time | 0 |  | ns |
| th(BCLK - RDY) | $\overline{\mathrm{RDY}}$ input hold time | 0 |  | ns |
| th(BCLK-HOLD ) | $\overline{\text { HOLD }}$ input hold time | 0 |  | ns |
| td(BCLK-HLDA ) | $\overline{\text { HLDA }}$ output delay time |  | 40 | ns |

Note: Calculated according to the BCLK frequency as follows:

$$
\begin{aligned}
& \operatorname{tac} 1(R D-D B)=\frac{10^{9}}{f(B C L K) \times 2}-45 \quad[\mathrm{~ns}] \\
& \operatorname{tac} 2(R D-D B)=\frac{3 \times 10^{9}}{f(B C L K) \times 2}-45 \quad[\mathrm{~ns}] \\
& \operatorname{tac} 3(R D-D B)=\frac{3 \times 10^{9}}{f(B C L K) \times 2}-45 \quad[\mathrm{~ns}]
\end{aligned}
$$

Table 5.7.3 Timer B input (counter input in event counter mode)
(referenced to $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter |  | Standard |  |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time (counted on one edge) | 100 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width (counted on one edge) | 40 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width (counted on one edge) | 40 |  | ns |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time (counted on both edges) | 200 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width (counted on both edges) | 80 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width (counted on both edges) | 80 | ns |  |

Table 5.7.4 Timer B input (pulse period measurement mode)
(referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time | 400 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width | 200 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width | 200 |  | ns |

Table 5.7.5 Timer B input (pulse width measurement mode) (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{tc}(\mathrm{TB})$ | TBiin input cycle time | 400 |  | ns |
| $\mathrm{tw}(\mathrm{TBH})$ | TBiin input HIGH pulse width | 200 |  | ns |
| $\mathrm{tw}(\mathrm{TBL})$ | TBiin input LOW pulse width | 200 |  | ns |

Table 5.7.6 Serial I/O (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 |  | ns |
| tw(CKH) | CLKi input HIGH pulse width | 100 |  | ns |
| tw(CKL) | CLKi input LOW pulse width | 100 |  | ns |
| $\mathrm{td}(\mathrm{C}-\mathrm{Q})$ | TxDi output delay time |  | 80 | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{Q})$ | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 30 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

Table 5.7.7 External interrupt $\overline{\mathrm{NT}} \mathrm{i}$ inputs (referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Standard |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\text { INTi }}$ input HIGH pulse width | 250 |  | ns |
| $\mathrm{tw}(\mathrm{INL})$ | $\overline{\mathrm{INTi}}$ input LOW pulse width | 250 |  | ns |

### 5.8 Switching Characteristics

Table 5.8.1 Memory expansion mode and microprocessor mode (no wait) (referenced to Vcc $=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$, CM15 = " 1 " unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 5.9.1 |  | 25 | ns |
| th(BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| $\operatorname{th}$ (RD-AD) | Address output hold time (RD standard) |  | 0 |  | ns |
| $\operatorname{th}$ (WR-AD) | Address output hold time (WR standard) |  | 0 |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 25 | ns |
| th(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| td(BCLK-ALE) | ALE signal output delay time |  |  | 25 | ns |
| th(BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 25 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 25 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note 1) |  | ns |
| tn(WR-DB) | Data output hold time (WR standard)(Note 2) |  | 0 |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\operatorname{td}(D B-W R)=\frac{10^{9}}{f(B C L K)}-40 \quad[\mathrm{~ns}]
$$

2: This is standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus is different by capacitor volume and pullup (pull-down) resistance value.
Hold time of data bus is expressed in

$$
t=-\mathrm{CR} \times \ln (1-\mathrm{VOL} / \mathrm{VCC})
$$

by a circuit of the right figure.
For example, when Vol $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output "L" level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$



Table 5.8.2 Memory expansion mode and microprocessor mode
(with wait, accessing external memory)
(referenced to Vcc $=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{CM} 15=$ " 1 " unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| td(BCLK-AD) | Address output delay time | Figure 5.9.1 |  | 25 | ns |
| $\operatorname{th}$ (BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-AD) | Address output hold time (RD standard) |  | 0 |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | 0 |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 25 | ns |
| $\operatorname{th}$ (BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| td(BCLK-ALE) | ALE signal output delay time |  |  | 25 | ns |
| th(BCLK-ALE) | ALE signal output hold time |  | -4 |  | ns |
| td(BCLK-RD) | RD signal output delay time |  |  | 25 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 25 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| td(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 40 | ns |
| $\operatorname{th}$ (BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| to(DB-WR) | Data output delay time (WR standard) |  | (Note 1) |  | ns |
| th(WR-DB) | Data output hold time (WR standard)(Note 2) |  | 0 |  | ns |

Note 1: Calculated according to the BCLK frequency as follows:

$$
\operatorname{td}(\mathrm{DB}-\mathrm{WR})=\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK})}-40 \quad[\mathrm{~ns}]
$$

2: This is standard value shows the timing when the output is off, and does not show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$
\mathrm{t}=-\mathrm{CR} \times \ln (1-\mathrm{VoL} / \mathrm{VCC})
$$

by a circuit of the right figure.
For example, when Vol $=0.2 \mathrm{Vcc}, \mathrm{C}=30 \mathrm{pF}, \mathrm{R}=1 \mathrm{k} \Omega$, hold time of output "L" level is

$$
\begin{aligned}
\mathrm{t} & =-30 \mathrm{pF} \times 1 \mathrm{k} \Omega \times \ln (1-0.2 \mathrm{Vcc} / \mathrm{Vcc}) \\
& =6.7 \mathrm{~ns} .
\end{aligned}
$$



Table 5.8.3 Memory expansion mode and microprocessor mode
(with wait, accessing external memory, multiplex bus area selected)
(referenced to $\mathrm{Vcc}=5 \mathrm{~V}$, Vss $=0 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{CM} 15=$ " 1 " unless otherwise specified)

| Symbol | Parameter | Measuring condition | Standard |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| ta(BCLK-AD) | Address output delay time | Figure 5.9.1 |  | 25 | ns |
| $\operatorname{th}$ (BCLK-AD) | Address output hold time (BCLK standard) |  | 4 |  | ns |
| th (RD-AD) | Address output hold time (RD standard) |  | (Note) |  | ns |
| th(WR-AD) | Address output hold time (WR standard) |  | (Note) |  | ns |
| td(BCLK-CS) | Chip select output delay time |  |  | 25 | ns |
| th(BCLK-CS) | Chip select output hold time (BCLK standard) |  | 4 |  | ns |
| th(RD-Cs) | Chip select output hold time (RD standard) |  | (Note) |  | ns |
| th(WR-CS) | Chip select output hold time (WR standard) |  | (Note) |  | ns |
| to(BCLK-RD) | RD signal output delay time |  |  | 25 | ns |
| th(BCLK-RD) | RD signal output hold time |  | 0 |  | ns |
| td(BCLK-WR) | WR signal output delay time |  |  | 25 | ns |
| th(BCLK-WR) | WR signal output hold time |  | 0 |  | ns |
| to(BCLK-DB) | Data output delay time (BCLK standard) |  |  | 40 | ns |
| th(BCLK-DB) | Data output hold time (BCLK standard) |  | 4 |  | ns |
| td(DB-WR) | Data output delay time (WR standard) |  | (Note) |  | ns |
| th(WR-DB) | Data output hold time (WR standard) |  | (Note) |  | ns |
| to(BCLK-ALE) | ALE signal output delay time (BCLK standard) |  |  | 25 | ns |
| th(BCLK-ALE) | ALE signal output hold time (BCLK standard) |  | -4 |  | ns |
| $\operatorname{td}($ AD-ALE) | ALE signal output delay time (Address standard) |  | (Note) |  | ns |
| $\operatorname{th}($ ALE-AD) | ALE signal output hold time (Adderss standard) |  | 30 |  | ns |
| to(AD-RD) | Post-address RD signal output delay time |  | 0 |  | ns |
| td(AD-WR) | Post-address WR signal output delay time |  | 0 |  | ns |
| taz(RD-AD) | Address output floating start time |  |  | 8 | ns |

Note: Calculated according to the BCLK frequency as follows:

$$
\begin{array}{rlr}
\operatorname{th}(\mathrm{RD}-\mathrm{AD}) & =\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{AD}) & =\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{RD}-\mathrm{CS}) & =\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{CS}) & =\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{td}(\mathrm{DB}-\mathrm{WR}) & =\frac{10^{9} \times 3}{\mathrm{f}(\mathrm{BCLK}) \times 2}-40 & {[\mathrm{~ns}]} \\
\operatorname{th}(\mathrm{WR}-\mathrm{DB}) & =\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \times 2} & {[\mathrm{~ns}]} \\
\operatorname{td}(\mathrm{AD}-\mathrm{ALE}) & =\frac{10^{9}}{\mathrm{f}(\mathrm{BCLK}) \sim 2}-25 & {[\mathrm{~ns}]}
\end{array}
$$

### 5.9 Measurement Circuit



Figure 5.9.1 Port P0 to P10 measurement circuit

### 5.10 Timing Diagram



Figure 5.10.1 Timing diagram


Figure 5.10.2 Timing diagram in memory expansion mode and microprocessor mode (1)

Memory Expansion Mode and Microprocessor Mode
(With no wait)
(With no wait)
Read timing


Write timing


Figure 5.10.3 Timing diagram in memory expansion mode and microprocessor mode (2)


Figure 5.10.4 Timing diagram in memory expansion mode and microprocessor mode (3)

Memory Expansion Mode and Microprocessor Mode
(When accessing external memory area with wait, and select multiplexed bus)


Write timing


Measuring conditions

- Vcc=5V
- Input timing voltage : Determined with $\mathrm{VIL}=0.8 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=2.5 \mathrm{~V}$
- Output timing voltage : Determined with $\mathrm{V} \mathrm{OL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}$

Figure 5.10.5 Timing diagram in memory expansion mode and microprocessor mode (4)

# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

## 6. MASK CONFIRMATION FORM

GZZ—SH52-57B <82A0>

## MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M306VOME-XXXFP MASK ROM CONFIRMATION FORM

Mask ROM number

※

| Customer | Company name |  | TEL |  |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  | Date issued | Date : |  |  |  |  |  |

※ 1. Check sheet
Name the product you order, and choose which to give in, EPROMs or floppy disks.
If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern.

## $\square$ In the case of EPROMs

Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi.

Checksum code for total EPROM area :

(hex)

EPROM type :

| $\square$ | 27C401 |
| :---: | :---: |
| Address |  |
| 0000016 | Product : Area containing ASCII |
| 0000F ${ }_{16}$ | code for M306V0ME - |
| $\begin{aligned} & 00010_{16} \\ & 0 \text { FFFFF } \end{aligned}$ |  |
| $1000{ }_{16}$ | OSD ROM |
| $30000{ }_{16}$ |  |
| $\begin{aligned} & 50000_{16} \\ & { }^{2 F F F F}{ }_{16} \end{aligned}$ | ROM(192K) |

(1) The area from 0000016 to $0000 \mathrm{~F}_{16}$ is for storing data on the product type name.
The ASCII code for 'M306V0ME-' is shown at right. The data in this table must be written to address 0000016 to 0000F 16.
Both address and data are shown in hex.
(2) Write "FF16" to the lined area.


# MITSUBISHI MICROCOMPUTERS <br> M306V0ME-XXXFP M306V0EEFP 

## MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M306VOME-XXXFP MASK ROM CONFIRMATION FORM

(3) Be sure to store "FF 16" in the following test font addresses in OSD ROM.

When producing OSD ROM data with the OSD font editor program of Mitsubishi, "FF16" is set automatically to these test font addresses.

| (All |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1007E | 1007F | 1207E | 1207F | 1407E | 1407F | 20400 | 20401 | 20600 | 20601 | 213F8 | 213F9 | 213FC | 213FD |
| 1017E | 1017F | 1217E | 1217F | 1417E | 1417F | 21400 | 21401 | 21600 | 21601 | 223F8 | 223F9 | 223FC | 223FD |
| 1027E | 1027F | 1227E | 1227F | 1427E | 1427F | 22400 | 22401 | 22600 | 22601 | 233F8 | 233F9 | 233FC | 233FD |
| 1037E | 1037F | 1237E | 1237F | 1437E | 1437F | 23400 | 23401 | 23600 | 23601 | 243F8 | 243F9 | 243FC | 243FD |
| 1047E | 1047F | 1247E | 1247F | 1447E | 1447F | 24400 | 24401 | 24600 | 24601 | 253F8 | 253F9 | 253FC | 253FD |
| 1057E | 1057F | 1257E | 1257F | 1457E | 1457F | 25400 | 25401 | 25600 | 25601 | 263F8 | 263F9 | 263FC | 263FD |
| 1067E | 1067F | 1267E | 1267F | 1467E | 1467F | 26400 | 26401 | 26600 | 26601 | 273F8 | 273F9 | 273FC | 273FD |
| 1077E | 1077F | 1277E | 1277F | 1477E | 1477F | 27400 | 27401 | 27600 | 27601 | 283F8 | 283F9 | 283FC | 283FD |
| 1087E | 1087F | 1287E | 1287F | 1487E | 1487F | 28400 | 28401 | 28600 | 28601 | 293F8 | 293F9 | 293FC | 293FD |
| 1097E | 1097F | 1297E | 1297F | 1497E | 1497F | 29400 | 29401 | 29600 | 29601 | 2A3F8 | 2A3F9 | 2A3FC | 2A3FD |
| 10A7E | 10A7F | 12A7E | 12A7F | 14A7E | 14A7F | 2A400 | 2A401 | 2A600 | 2A601 | 21BF8 | 21BF9 | 21BFC | 21BFD |
| 10B7E | 10B7F | 12B7E | 12B7F | 14B7E | 14B7F | 2B400 | 2B401 | 2B600 | 2B601 | 22BF8 | 22BF9 | 22BFC | 22BFD |
| 10C7E | 10C7F | 12C7E | 12C7F | 14C7E | 14C7F | 2C400 | 2C401 | 2 C 600 | 2C601 | 23BF8 | 23BF9 | 23BFC | 23BFD |
| 10D7E | 10D7F | 12D7E | 12D7F | 14D7E | 14D7F | 2D400 | 2D401 | 2 D 600 | 2D601 | 24BF8 | 24BF9 | 24BFC | 24BFD |
| 10E7E | 10E7F | 12E7E | 12E7F | 14E7E | 14E7F | 2E400 | 2E401 | 2E600 | 2E601 | 25BF8 | 25BF9 | 25BFC | 25BFD |
| 10F7E | 10F7F | 12F7E | 12F7F | 14F7E | 14F7F | 2F400 | 2F401 | 2F600 | 2F601 | 26BF8 | 26BF9 | 26BFC | 26BFD |
| 1107E | 1107F | 1307E | 1307F | 1507E | 1507F | 20C00 | 20C01 | 20E00 | 20E01 | 27BF8 | 27BF9 | 27BFC | 27BFD |
| 1117E | 1117F | 1317E | 1317F | 1517E | 1517F | 21C00 | 21C01 | 21E00 | 21E01 | 28BF8 | 28BF9 | 28BFC | 28BFD |
| 1127E | 1127F | 1327E | 1327F | 1527E | 1527F | 22C00 | 22C01 | 22E00 | 22E01 | 29BF8 | 29BF9 | 29BFC | 29BFD |
| 1137E | 1137F | 1337E | 1337F | 1537E | 1537F | 23C00 | 23C01 | 23E00 | 23E01 | 2ABF8 | 2ABF9 | 2ABFC | 2ABFD |
| 1147E | 1147F | 1347E | 1347F | 1547E | 1547F | 24C00 | 24C01 | 24E00 | 24E01 |  |  |  |  |
| 1157E | 1157F | 1357E | 1357F | 1557E | 1557F | 25C00 | 25C01 | 25E00 | 25E01 |  |  |  |  |
| 1167E | 1167F | 1367E | 1367F | 1567E | 1567F | 26C00 | 26C01 | 26E00 | 26E01 |  |  |  |  |
| 1177E | 1177F | 1377E | 1377F | 1577E | 1577F | 27C00 | 27C01 | 27E00 | 27E01 |  |  |  |  |
| 1187E | 1187F | 1387E | 1387F | 1587E | 1587F | 28C00 | 28C01 | 28E00 | 28E01 |  |  |  |  |
| 1197E | 1197F | 1397E | 1397F | 1597E | 1597F | $29 \mathrm{C00}$ | 29C01 | 29E00 | 29E01 |  |  |  |  |
|  |  |  |  |  |  | 2AC00 | 2AC01 | 2AE00 | 2AE01 |  |  |  |  |
| 10082 | 10083 | 12082 | 12083 | 14082 | 14083 | 2BC00 | 2BC01 | 2BE00 | 2BE01 |  |  |  |  |
| 10182 | 10183 | 12182 | 12183 | 14182 | 14183 | 2 CCO | 2CC01 | 2CE00 | 2CE01 |  |  |  |  |
| 10282 | 10283 | 12282 | 12283 | 14282 | 14283 | 2DC00 | 2DC01 | 2DE00 | 2DE01 |  |  |  |  |
| 10382 | 10383 | 12382 | 12383 | 14382 | 14383 | 2EC00 | 2EC01 | 2EE00 | 2EE01 |  |  |  |  |
| 10482 | 10483 | 12482 | 12483 | 14482 | 14483 | 2FC00 | 2FC01 | 2FE00 | 2FE01 |  |  |  |  |
| 10582 | 10583 | 12582 | 12583 | 14582 | 14583 | 10000 | 10800 | 10001 | 10801 |  |  |  |  |
| 10682 | 10683 | 12682 | 12683 | 14682 | 14683 | 11000 | 11800 | 11001 | 11801 |  |  |  |  |
| 10782 | 10783 | 12782 | 12783 | 14782 | 14783 | 12000 | 12800 | 12001 | 12801 |  |  |  |  |
| 10882 | 10883 | 12882 | 12883 | 14882 | 14883 | 13000 | 13800 | 13001 | 13801 |  |  |  |  |
| 10982 | 10983 | 12982 | 12983 | 14982 | 14983 | 14000 | 14800 | 14001 | 14801 |  |  |  |  |
| 10 A 82 | 10A83 | 12 A 82 | 12 A 83 | 14A82 | 14A83 | 15000 | 15800 | 15001 | 15801 |  |  |  |  |
| 10B82 | 10B83 | 12B82 | 12B83 | 14B82 | 14B83 | 16000 | 16800 | 16001 | 16801 |  |  |  |  |
| 10 C 82 | 10C83 | 12C82 | 12C83 | 14C82 | 14C83 | 17000 | 17800 | 17001 | 17801 |  |  |  |  |
| 10D82 | 10D83 | 12 D 82 | 12D83 | 14D82 | 14D83 | 18000 | 18800 | 18001 | 18801 |  |  |  |  |
| 10E82 | 10E83 | 12E82 | 12E83 | 14E82 | 14E83 | 19000 | 19800 | 19001 | 19801 |  |  |  |  |
| 10F82 | 10F83 | 12F82 | 12F83 | 14F82 | 14F83 | 1 A000 | 1 A800 | 1A001 | 1 A801 |  |  |  |  |
| 11082 | 11083 | 13082 | 13083 | 15082 | 15083 | $1 \mathrm{B000}$ | $1 \mathrm{B800}$ | $1 \mathrm{B001}$ | $1 \mathrm{B801}$ |  |  |  |  |
| 11182 | 11183 | 13182 | 13183 | 15182 | 15183 | 1 C 000 | 1 C 800 | 1C001 | 1C801 |  |  |  |  |
| 11282 | 11283 | 13282 | 13283 | 15282 | 15283 | 1 D000 | 1 D800 | 1D001 | 1 D801 |  |  |  |  |
| 11382 | 11383 | 13382 | 13383 | 15382 | 15383 | 1 E 000 | 1 E800 | 1E001 | 1 E801 |  |  |  |  |
| 11482 | 11483 | 13482 | 13483 | 15482 | 15483 | 1F000 | 1F800 | 1F001 | 1F801 |  |  |  |  |
| 11582 | 11583 | 13582 | 13583 | 15582 | 15583 |  |  |  |  |  |  |  |  |
| 11682 | 11683 | 13682 | 13683 | 15682 | 15683 |  |  |  |  |  |  |  |  |
| 11782 | 11783 | 13782 | 13783 | 15782 | 15783 |  |  |  |  |  |  |  |  |
| 11882 | 11883 | 13882 | 13883 | 15882 | 15883 |  |  |  |  |  |  |  |  |
| 11982 | 11983 | 13982 | 13983 | 15982 | 15983 |  |  |  |  |  |  |  |  |

# MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT <br> <br> MICROCOMPUTER M306V0ME-XXXFP <br> <br> MICROCOMPUTER M306V0ME-XXXFP <br> MASK ROM CONFIRMATION FORM 

Mask ROM number

The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F 16 by specifying the pseudo-instructions shown in the following table at the beginning of the assembler source program.

| EPROM type | 27C401 |
| :---: | :--- |
| Code entered in | $\triangle$. SECTION $\triangle$ ASCIICODE, ROM DATA |
| source program | $\triangle$. ORG $\triangle 080000 \mathrm{H}$ |
|  | $\triangle$. BYTE $\triangle '^{\prime}$ M306V0ME- ' |

Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet.

$\square 1$In the case of floppy disks
Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.
Prepare 3.5 inches 2 HD (IBM format) floppy disks. And store only one mask file in a floppy disk.

File code :

(hex)

Mask file name :

.MSK (alpha-numeric 8-digit)

Note: When using the floppy disks, do not store the type No. to addresses 000016 to 0000F16.
※2. Mark specification
The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.
For the M306V0ME-XXXFP, submit the 100P6S mark specification sheet.

MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT
※3. Usage Conditions
For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.
(1) Which kind of $X I N$-XOUT oscillation circuit is used?
$\square$ Ceramic resonator
$\square$ Quartz-crystal oscillator
$\square$ External clock input $\square$ Other ( )
What frequency do you use?

(2) Which kind of XCIN-XCOUT oscillation circuit is used?
$\square$ Ceramic resonatorQuartz-crystal oscillator$\square$ External clock inputOther ( )

What frequency do you use?
$f($ XCIN $)=$ $\square$ kHz
(3) Which operation mode do you use?
Single-chip mode Memory expansion mode
Microprocessor mode

Thank you cooperation.
※4. Special item (Indicate none if there is no specified item)

## 7. MARK SPECIFICATION FORM

## 100P6S (100-PIN QFP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name $\square$
Please choose one of the marking types below ( $A, B, C$ ), and enter the Mitsubishi catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark

B. Customer's Parts Number + Mitsubishi catalog name


Customer's Parts Number
Note : The fonts and size of characters are standard Mitsubishi type. Mitsubishi IC catalog name
Note1: The mark field should be written right aligned.
2 : The fonts and size of characters are standard Mitsubishi type.
3 : Customer's Parts Number can be up to 14 characters : Only 0 ~ $9, \mathrm{~A} \sim \mathrm{Z},+,-, /,(), \&,$, © , (periods), (commas) are usable.
4 : If the Mitsubishi logo $\therefore$ is not required, check the box below.
$\therefore$ Mitsubishi logo is not required

C. Special Mark Required


Note1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.
Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) are always marked.
2 : If the customer's trade mark logo must be used in the Special Mark, check the box below.
Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required


## 8. ONE TIME PROM VERSION M306V0EEFP MARKING


xxxxxxx is mitsubishi lot number

## 9. PACKAGE OUTLINE

100P6S-A

(31)



Plastic 100pin $14 \times 20 \mathrm{~mm}$ body QFP


Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 3.05 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 2.8 | - |
| b | 0.25 | 0.3 | 0.4 |
| c | 0.13 | 0.15 | 0.2 |
| D | 13.8 | 14.0 | 14.2 |
| E | 19.8 | 20.0 | 20.2 |
| e | - | 0.65 | - |
| HD | 16.5 | 16.8 | 17.1 |
| HE | 22.5 | 22.8 | 23.1 |
| L | 0.4 | 0.6 | 0.8 |
| L1 | - | 1.4 | - |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| b2 | - | 0.35 | - |
| I2 | 1.3 | - | - |
| MD | - | 14.6 | - |
| ME | - | 20.6 | - |

## Structure of Register

Refer to the figure below as for each register.

## <Example>

Processor mode register 1 (Note)

(Note 2)


| Bit symbol | Bit name | Function | R |
| :---: | :---: | :---: | :---: |
| Reserved bit |  | Must always be set to "0" | 0 O |
| Nothing is assigned. In an attempt to write to these bits, write " 0 ." The value, if read, turns out to be indeterminate. |  |  |  |
| Reserved bits |  | Must always be set to "0" | -O |
| PM17 | Wait bit | 0 : No wait state <br> 1 : Wait state inserted | O |

Note: Set bit 1 of the protect register (address 000A16) to " 1 " when writing new values to this register.


Bit in which nothing is assigned

Notes 1: Values immediately after reset release
0 •..................."0" after reset release
1 •..................."1" after reset release
? $\cdot \cdots \cdots \cdots \cdots \cdots \cdots \cdots \cdot{ }^{-}$Indeterminate after reset release
X••••••••••••••••Bit in which nothing is assigned

2: Bit attributes $\cdots \cdots \cdot$ The attributes of control register bits are classified into 3 types : read-only, write-only and read and write. In the figure, these attributes are represented as follows :
R••••••Read
O••••••Read enabled
X•••••Read disabled
-......Bit in which nothing is assigned (The value, if read, turns out to be indeterminate.)
W••...•Write
O $\cdot \cdots \cdots$ Write enabled
X••••••Write disabled
-•••••Bit in which nothing is assigned

## MITSUBISHI MICROCOMPUTERS

M306V0ME-XXXFP M306V0EEFP

## ------Register Index------

## [A]

A-D conversion interrupt control register (ADIC) 54

Address match interrupt enable register (AIER) 64
Address match interrupt register i (RMADi) .. 64
A-D register i (ADi) ..................................... 136
A-D control register 2 (ADCON2) ............... 136
A-D control register 1 (ADCON1)
135, 138, 140, 142, 144, 146
A-D control register 0 (ADCONO)
$135,138,140,142,144,145$

## [B]

Block control register i (BCi) ....................... 165
Bottom border control register (BBR) .......... 206
Bus collision detection interrupt control register
(BCNIC) ...................................................... 54

## [C]

Caption position register (CPS)156
Chip select control register (CSR) ..... 30
Clock control register (CS) ..... 173
Clock prescaler reset flag (CPSRF) ..... 92
Clock run-in detect register (CRD) ..... 157
Color palette register i (CRi) ..... 192
Count start flag (TABSR) ..... 92

## [D]

D-A control register (DACON) ..................... 149
D-A register i (DAi) ...................................... 149
Data clock position register (DPS) .............. 158
Data slicer control register 1 (DSC1) .......... 152
Data slicer control register 2 (DSC2) .......... 152
Data slicer interrupt control register (DSIC) .. 54
Data slicer reserved register i (DRi) ............ 159
DMA0 request cause select register (DM0SL)

DMA1 request cause select register (DM1SL)..

DMAi control register (DMiCON).................... 72

DMAi interrupt control register (DMiIC) ......... 54
DMAi destination pointer (DARi) ................... 73
DMAi transfer counter (TCRi) ....................... 73
DMAi source pointer (SARi) ......................... 73
[H]
Horizontal position registen ......................... 170
Hsync counter register (HC).......................... 160

## [I]

I/O polarity control register (PC) ................. 174
Interrupt control reserved register i (REilC) ......... 63
INTi interrupt control register (INTiIC)........... 54
[L]
Left border control register (LBR) ............... 207

## [O]

One-shot start flag (ONSF)83

OSD control register 1 (OC1)...................... 164
OSD control register 2 (OC2)....................... 167
OSD control register 3 (OC3)....................... 192
OSD control register 4 (OR4)....................... 176
OSD reserved register i (ORi) ...................... 211
OSDi interrupt control register (OSDilC)......... 54
[P]
Peripheral mode register (PM)...................... 98
Port control register (PCR).......................... 222
Port P0 to P5, P7, P10 register
(P0 to P5, P7, P10) ................................... 220
(PO to P5, P7, P10) ...

Port P0 to P5, P7, P10 direction register
(PD0 to PD5, PD7, PD10) .......................... 218
Port P6 register (P6) .................................... 220
Port P6 direction register (PD6) .................. 218
Port P8 register (P8) ................................... 221
Port P9 register (P9)................................... 221
Port P8 direction register (PD8) .................. 219
Port P9 direction register (PD9).................. 219
Processor mode register 0 (PM0) .................. 24
Processor mode register 1 (PM1) ................. 25

| Protect register (PRCR) ............................. 46 | ........................................................... 106 |
| :---: | :---: |
| Pull-up control register 0 (PUR0) ............... 222 | UART2 transmit/receive control register 1 (U2C1) |
| Pull-up control register 1 (PUR1) ............. 223 | ....... 107 |
| Pull-up control register 2 (PUR2) .............. 223 | UARTi bit rate generator (UiBRG) ............ 103 |
|  | UARTi receive buffer register (UiRB) ......... 103 |
| [R] | UARTi receive interrupt control register (SiRIC) |
| Raster color register (RSC)...................... 208 | ..... 54 |
| Reserved register i (INVCi) ......................... 97 | UARTi transmit buffer register (UiTB) ........ 103 |
| Right border control register (RBR) ........... 207 | UARTi transmit interrupt control register (SiTIC) |
|  | 54 |
| [S] | Up/down flag (UDF) ................................. 83 |
| SPRITE horizontal position register (HS) ... 203 |  |
| SPRITE OSD control register (SC) ............ 202 | [V] |
| SPRITE vertical position register i (VSi) ..... 203 | VsYnc interrupt control register (VSYNCIC).......... 54 |
| System clock control register 0 (CM0) ........ 40 | Vertical position register i (VPi) ................. 170 |
| System clock control register 1 (CM1) ........ 40 |  |
|  | [W] |
| [T] | Watchdog timer control register (WDC) ....... 68 |
| Timer Ai interrupt control register (TAilC) | Watchdog timer start register (WDTS) . ....... 68 |
| 54 |  |
| Timer Bi interrupt control register (TBilC) |  |
| ................. 54 |  |
| Timer Ai register (TAi) ............................... 82 |  |
| Timer Bi register (TBi) ............................... 92 |  |
| Timer Ai mode register (TAiMR) |  |
| ........................................... 81, 85, 87 to 89 |  |
| Timer Bi mode register (TBiMR) |  |
| ................................................ 91, 93 to 95 |  |
| Top border control register (TBR) .............. 206 |  |
| Trigger select register (TRGSR) ................. 84 |  |
| [U] |  |
| UART transmit/receive control register 2 (UCON) |  |
| ............................................................ 108 |  |
| UART0 transmit/receive control register 0 (U0C0) |  |
| ............................................................ 105 |  |
| UART0 transmit/receive control register 1 (U0C1) |  |
| ............................................................ 107 |  |
| UART0 transmit/receive mode register (U0MR) |  |
| .............................................. 104, 111, 118 |  |
| UART2 special mode register (U2SMR) ... 108, 128 |  |
| UART2 transmit/receive mode register (U2MR) |  |
| .............................................. 104, 111, 118 |  |
| UART2 transmit/receive control register 0 (U2C0) |  |

- Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party
contained in these materials.
All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product
distributor for the latest product information before purchasing a product listed herein.
Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, arposation or an authorized Mits ibishiter ince.
The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

| Rev. No. | Revision Description | Rev. date |
| :---: | :---: | :---: |
| 1.0 | First Edition of PDF File | 9910 |
| 1.1 | - Explanations for OSDP mode are deleted (Figure 2.16.4) <br> - Add address (Figure 2.16.4) <br> - Correct the last sentense; $\cdots$ overlaps with the display which includes.. (P201, "2.16.13") <br> - Correct note 2; "HS1" and "HS2" to "HS" (P201) | 0004 |
|  |  |  |

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.


[^0]:    Note: When using the RDY signal, always set to "0."

[^1]:    Note: When bit 4 of the clock control register is "1," ports P57, P60, P73 function as OSD function pins R', G', B', respectively. When emulating, however, set bit 4 to "0."

