

# 3.3V LVPECL 1:4 Clock Fanout Buffer AK8181D

### Features

- Four differential 3.3V LVPECL outputs
- Selectable differential PCLK0p/n or LVPECL clock inputs


**Preliminary** 

- PCLK0p/n pair can accept the following differential input levels; LVDS, LVPECL, LVHSTL, SSTL, HCSL
- PCLK1p/n supports the following input types; LVPECL, CML, SSTL
- Clock output frequency up to 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on PCLK0n input
- Output skew : 30ps (maximum)
- Part-to-part skew : 150ps (maximum)
- Propagation delay : 1.5ns (maximum)
- Additive phase jitter(RMS) : 0.040ps (typical)
- Operating Temperature Range: -40 to +85°C
- Package: 20-pin TSSOP (Pb free)
- Pin compatible with ICS8533I-01

### Description

The AK8181D is a member of AKM's LVPECL clock fanout buffer family designed for telecom, networking and computer applications, requiring a range of clocks with high performance and low skew. The AK8181D distributes 4 buffered clocks.


AK8181D are derived from AKM's long-termexperienced clock device technology, and enable clock output to perform low skew. The AK8181D is available in a 20-pin TSSOP package.



### **Block Diagram**



### **Pin Descriptions**



Package:	20-Pin	TSSOP	Тор	View)	
i uonugo.	20			••••	

Pin No.	Pin Name	Pin Type	Pullup down	Description
1	VSS	PWR		Negative power supply
2	CLK_EN	IN	Pull up	Synchronizing clock output enable (LVCMOS/LVTTL) Pin is connected to VDD by internal resistor. (typ. $51k\Omega$ )
				High (Open): clock outputs follow clock input. Low: Q outputs are forced low, Qn outputs are forced high.
3	CLK_SEL	IN	Pull down	CLK Select Input (LVCMOS/LVTTL) Pin is connected to VSS by internal resistor. (typ. 51kΩ) High: selects PCLK1p/n inputs Low (Open): selects PCLK0p/n inputs
4	PCLK0p	IN	Pull down	<ul> <li>Non-inverting differential clock input</li> <li>Pin is connected to VSS by internal resistor. (typ. 51kΩ)</li> <li>*When using PCLK1 input (CLK_SEL=High), it should be connected to VSS or opened.</li> </ul>
5	PCLK0n	IN	Pull up	Inverting differential clock input Pin is connected to VDD by internal resistor. (typ. 51kΩ) *When using PCLK1 input (CLK_SEL=High), it should be connected to VDD or opened.
6	PCLK1p	IN	Pull down	<ul> <li>Non-inverting differential LVPECL clock input</li> <li>Pin is connected to VSS by internal resistor. (typ. 51kΩ)</li> <li>*When using PCLK0 input (CLK_SEL=Low), it should be connected to VSS or opened.</li> </ul>
7	PCLK1n	IN	Pull up	Inverting differential LVPECL clock input Pin is connected to VDD by internal resistor. (typ. 51kΩ) *When using PCLK0 input (CLK_SEL=Low), it should be connected to VDD or opened.
8	NC			No connect
9	NC			No connect
10	VDD	PWR		Positive power supply
11, 12	Q3n, Q3	OUT		Differential clock output (LVPECL)
13	VDD	PWR		Positive power supply
14, 15	Q2n, Q2	OUT		Differential clock output (LVPECL)



Pin No.	Pin Name	Pin Type	Pullup down	Description		
16, 17	Q1n, Q1	OUT		Differential clock output (LVPECL)		
18	VDD	PWR		Positive power supply		
19, 20	Q0n, Q0	OUT		Differential clock output (LVPECL)		

## **Ordering Information**

Part Number	Marking	Shipping Packaging	Package	Temperature Range
AK8181D	AK8181D	Tape and Reel	20-pin TSSOP	-40 to 85 °C



### **Absolute Maximum Rating**

Over operating free-air temperature range unless otherwise noted <sup>(1)</sup>	)

Items	Symbol	Ratings	Unit
Supply voltage	VDD	-0.3 to 4.6	V
Input voltage	Vin	VSS-0.5 to VDD+0.5	V
Input current (any pins except supplies)	I <sub>IN</sub>	±10	mA
Storage temperature	Tstg	-55 to 150	°C

Note

(1) Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

(2) VSS=0V



### **ESD Sensitive Device**

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKM recommends that this device is handled with appropriate precautions.

### **Recommended Operation Conditions**

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating temperature	Та		-40		85	°C
Supply voltage <sup>(1)</sup>	VDD	VDD±5%	3.135	3.3	3.465	V

(1) Power of 3.3V requires to be supplied from a single source. A decoupling capacitor of  $0.1\mu$ F for power supply line should be located close to each VDD pin.

### **Pin Characteristics**

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Capacitance	CIN			4		pF
Input Pullup Resistor	R <sub>PU</sub>			51		kΩ
Input Pulldown Resistor	R <sub>PD</sub>			51		kΩ

### **Power Supply Characteristics**

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		PCLK0p/n = input 650MHz			AE	~ ^
Device Current Current	I <sub>DD</sub>	PCLK1p/n = open			45	mA
Power Supply Current		PCLK0p/n = open			40	mA
		PCLK1p/n = input 650MHz			40	



### DC Characteristics (LVCMOS/LVTTL)

All specifications at VDD=3.3V±5%, VSS=0V, Ta: -40 to +85°C, unless otherwise noted

Parameter		Symbol	Conditions	MIN	ТҮР	МАХ	Unit
Input High Voltage		VIH		2.0		VDD+0.3	V
Input Low Voltage		VIL		-0.3		0.8	V
	CLK_SEL		Vin=VDD=3.465V			150	μA
Input High Current	CLK_EN	I <sub>H</sub>	Vin=VDD=3.465V			5	μA
	CLK_SEL		Vin=VSS, VDD=3.465V	-5			μA
Input Low Current	CLK_EN		Vin=VSS, VDD=3.465V	-150			μA

### **DC Characteristics (Differential)**

All specifications at VDD=3.3V±5%, VSS=0V, Ta: -40 to +85°C, unless otherwise noted

Paramet	er	Symbol	Conditions	MIN TYP MAX		Unit	
	PCLK0p		Vin=VDD=3.465V			150	μA
Input High Current	PCLK0n	Iн	Vin=VDD=3.465V			5	μA
Input Low Current	PCLK0p		Vin=VSS, VDD=3.465V	-5			μA
	PCLK0n	IL.	Vin=VSS, VDD=3.465V	-150			μA
Peak-to-Peak Input Vol	tage	V <sub>PP</sub>		0.15 1.3		V	
Common Mode Input V	oltage <sup>(1) (2)</sup>	V <sub>CMR</sub>		VSS+0.5		VDD-0.85	V

(1) For single ended applications, the maximum input voltage for PCLK0p and PCLK0n is VDD+0.3V.

(2) Common mode voltage is defined as  $V_{IH}$ .

### **DC Characteristics (LVPECL)**

All specifications at VDD=3.3V±5%, VSS=0V, Ta: -40 to +85°C, unless otherwise noted

Parameter		Symbol	Conditions	MIN	ТҮР	MAX	Unit	
In such link Oursent	PCLK1p		Vin=VDD=3.465V			150	μA	
Input High Current	PCLK1n	Iн	Vin=VDD=3.465V			5	μA	
			Vin=VSS,	F				
	PCLK1p		VDD=3.465V	-5			μA	
Input Low Current	PCLK1n			Vin=VSS,	450			
			VDD=3.465V	-150			μA	
Peak-to-Peak Input Vol	tage	$V_{PP}$		0.3		1.0	V	
Common Mode Input V	oltage <sup>(1) (2)</sup>	$V_{CMR}$		VSS+1.5		VDD	V	
Output High Voltage (3)		V <sub>OH</sub>		VDD-1.4		VDD-0.9	V	
Output Low Voltage (3)		V <sub>OL</sub>		VDD-2.0		VDD-1.7	V	
Peak-to-Peak Output V	oltage Swing	V <sub>SWING</sub>		0.6		1.0	V	

(1) For single ended applications, the maximum input voltage for PCLK1p and PCLK1n is VDD+0.3V.

(2) Common mode voltage is defined as V<sub>IH</sub>.

(3) Outputs terminated with  $50\Omega$  to VDD-2V.



### **AC Characteristics**

All specifications at VDD=3.3V±5%, VSS=0V, Ta: -40 to +85°C, unless otherwise noted

Parameter		Symbol	Conditions	MIN	ТҮР	MAX	Unit
Output Frequency		f <sub>OUT</sub>				650	MHz
Propagation Delay <sup>(1)</sup>	PCLK0p, PCLK0n	t <sub>PD0</sub>		0.43		1.5	ns
	PCLK1p, PCLK1n	t <sub>PD1</sub>		0.43		1.3	ns
Output Skew <sup>(2) (3)</sup>		t <sub>sk(O)</sub>				30	ps
Part-to-Part Skew (3) (4)		t <sub>skPP</sub>				150	ps
Buffer Additive Jitter, RMS <sup>(5)</sup>		t <sub>jit</sub>	156.25MHz (12kHz – 20MHz)		0.04		ps
Output Rise/Fall Time (5)		t <sub>r</sub> , t <sub>f</sub>	20% to 80%	200		600	ps
Output Duty Cycle		DCOUT		47	50	53	%

All parameters measured at  $f \le 650$ MHz unless noted otherwise.

The cycle to cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

(1) Measured from the differential input crossing point to the differential output crossing point.

(2) Defined as skew between outputs at the same supply voltage and with equal load conditions.

(3) This parameter is defined in accordance with JEDEC Standard 65.

Defined as skew between outputs on different devices operating at the same supply voltages and with equal load (4)

conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

(5) Design value.






Figure 1 3.3V Output Load Test Circuit





Figure 2 Differential Input Level







Figure 4 Ou

Figure 4 Output Rise/Fall Time







Figure 3 Output Skew







### **Function Table**

The following table shows the inputs/outputs clock state configured through the control pins.

Inputs			Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	Q0n:Q3n	
0	0 (Open)	PCLK0p/n	Disabled: Low	Disabled: High	
0	1	PCLK1p/n	Disabled: Low	Disabled: High	
1 (Open)	0 (Open)	PCLK0p/n	Enabled	Enabled	
1 (Open)	1	PCLK1p/n	Enabled	Enabled	

### Table 1: Control Input Function Table

After CLK\_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 7. In the active mode, the state of the outputs are a function of the PCLK0p/n and PCLK1p/n as described in Table 2.




Figure 7 CLK\_EN Timing Diagram

Inputs		Outputs			Delerity	
PCLK0/1p	PCLK0/1n	Q0:Q3	Q0n:Q3n	Input to Output	Polarity	
0	1	Low	High	Differential to Differential	Non Inverting	
1	0	High	Low	Differential to Differential	Non Inverting	
0	Biased <sup>(1)</sup>	Low	High	Single Ended to Differential	Non Inverting	
1	Biased <sup>(1)</sup>	High	Low	Single Ended to Differential	Non Inverting	
Biased (1)	0	High	Low	Single Ended to Differential	Inverting	
Biased <sup>(1)</sup>	1	Low	High	Single Ended to Differential	Inverting	

#### **Table 2 Clock Input Function Table**

(1) Please refer to the application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



### **Application Information**

#### Wiring the Differential Input to Accept Single Ended Levels

Figure.8 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF = VDD/2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and VDD = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.





Figure 8 Single Ended Signal Driving Differential Input




### **Package Information**

### Mechanical data : 20pin TSSOP



• Marking



a:	#1 Pin Index
b:	Part number

c: Date code (7 digits)

### RoHS Compliance



All integrated circuits form Asahi Kasei Microdevices Corporation (AKM) assembled in "lead-free" packages\* are fully compliant with RoHS.

(\*) RoHS compliant products from AKM are identified with "Pb free" letter indication on product label posted on the anti-shield bag and boxes.



#### IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components<sub>Note1</sub> in any safety, life support, or other hazard related device or system<sub>Note2</sub>, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:
  - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
    - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.