


STGIPN3HD60-H

SLLIMM™-nano small low-loss intelligent molded module IPM, 3 A, 600 V 3-phase IGBT inverter bridge

Datasheet - production data



Features

- IPM 3 A, 600 V, 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Optimized for low electromagnetic interferences
- V_{CE(sat)} negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/pull-up resistors
- Blanking time t_{dead} ≥ 1 μs
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shutdown function
- Comparator for fault protection against overtemperature and overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for easy board layout

Applications

- 3-phase inverters for motor drives
- Dish washers, refrigerator compressors, heating systems, air-conditioning fans, draining and recirculation pumps

Description

This SLLIMM (small low-loss intelligent molded module) nano provides a compact, high performance AC motor drive in a simple, rugged design. It is composed of six IGBTs and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is suited for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM™ is a trademark of STMicroelectronics.

Table 1: Device summary

Order code	Marking	Package	Packing
STGIPN3HD60-H	GIPN3HD60-H	NDIP-26L	Tape and reel

June 2017 DocID029624 Rev 2 1/22

Contents STGIPN3HD60-H

Contents

1	Internal	schematic diagram and pin configuration	3
2		al ratings	
	2.1	Absolute maximum ratings	6
	2.2	Thermal data	7
3	Electric	al characteristics	8
	3.1	Inverter part	8
	3.2	Control part	10
	3.3	Waveform definitions	12
4	Smart s	shutdown function	13
5	Applica	tion circuit example	15
	5.1	Guidelines	16
6	Packag	e information	17
	6.1		
	6.2	NDIP-26L type C packing information	20
7	Povisio	n history	21

1 Internal schematic diagram and pin configuration


GND (1) (26) NW $\overline{\rm SD}/{\rm OD}$ (2) (25) W, OUTW GND VccW(3)((24) VbootW OUT vcc HinW(4)(HIN SD/OD LinW(5)(LIN OP+(6)()(23)NV OPOUT (7)(GND OPOUT)(22)V,OUTV OP-OP-(8)(vcc VccV(9)(HIN SD/OD LIN HinV(10)()(21) VbootV LinV(11)(GND)(20)NU Cin(12)(VccU(13)()(19)U,OUTU vcc HinU(14)(SD/OD (18)P SD/OD(15)(LinU(16)((17) VbootU ADG090820161400MT

Figure 1: Internal schematic diagram

Table 2: Pin description

Pin	Symbol	Description
1	GND	Ground
2	SD/OD	Shutdown logic input (active low) / open-drain (comparator output)
3	Vcc W	Low voltage power supply W phase
4	HIN W	High-side logic input for W phase
5	LIN W	Low-side logic input for W phase
6	OP+	Op-amp non-inverting input
7	ОРоит	Op-amp output
8	OP-	Op-amp inverting input
9	Vcc V	Low voltage power supply V phase
10	HIN V	High-side logic input for V phase
11	LIN V	Low-side logic input for V phase
12	CIN	Comparator input
13	Vcc U	Low voltage power supply for U phase
14	HIN U	High-side logic input for U phase
15	SD/OD	Shutdown logic input (active low) / open-drain (comparator output)
16	LIN U	Low-side logic input for U phase
17	V _{BOOT} U	Bootstrap voltage for U phase
18	Р	Positive DC input
19	U, OUTu	U phase output
20	Nu	Negative DC input for U phase
21	V _{BOOT} V	Bootstrap voltage for V phase
22	V, OUT _V	V phase output
23	Nv	Negative DC input for V phase
24	V _{BOOT} W	Bootstrap voltage for W phase
25	W, OUT _W	W phase output
26	Nw	Negative DC input for W phase

Figure 2: Pin layout (top view)



Electrical ratings STGIPN3HD60-H

2 Electrical ratings

2.1 Absolute maximum ratings

Table 3: Inverter part

Symbol	Parameter	Value	Unit
Vces	Each IGBT collector emitter voltage (V _{IN} ⁽¹⁾ = 0)	600	V
± Ic ⁽²⁾	Each IGBT continuous collector current at T _C = 25 °C	3	Α
± I _{CP} (3)	Each IGBT pulsed collector current	18	Α
Ртот	Each IGBT total dissipation at T _C = 25 °C	8	W

Notes:

$$I_{C}(T_{C}) = \frac{T_{j(max)} - T_{C}}{R_{thj-c} * V_{CE(sat)(max)}(T_{j(max)}, I_{C}(T_{C}))}$$

Table 4: Control part

Symbol	Parameter	Min.	Max.	Unit
Vout	Output voltage applied among OUT _U , OUT _V , OUT _W - GND	V _{boot} - 21	V _{boot} + 0.3	V
Vcc	Low voltage power supply	- 0.3	21	V
Vcin	Comparator input voltage	- 0.3	V _{CC} + 0.3	V
V_{op+}	Op-amp non-inverting input	- 0.3	Vcc + 0.3	V
V _{op} -	Op-amp inverting input	- 0.3	Vcc + 0.3	V
V_{boot}	Bootstrap voltage	- 0.3	620	V
V_{IN}	Logic input voltage applied among HIN, LIN and GND	- 0.3	15	V
$V_{\overline{SD}/OD}$	Open-drain voltage	- 0.3	15	V
$\Delta V_{\text{OUT/dT}}$	Allowed output slew rate		50	V/ns

Table 5: Total system

Symbol	Parameter	Value	Unit
Viso	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 s)	1000	٧
Tj	Power chip operating junction temperature	-40 to 150	°C
T _C	Module case operation temperature	-40 to 125	°C

 $^{^{(1)}\!}Applied$ among HINx, LINx and GND for x = U, V, W.

⁽²⁾Calculated according to the iterative formula:

⁽³⁾Pulse width limited by max. junction temperature.

STGIPN3HD60-H Electrical ratings

2.2 Thermal data

Table 6: Thermal data

Symbol	Parameter	Value	Unit
R _{thJA}	Thermal resistance junction-ambient	50	°C/W

3 Electrical characteristics

3.1 Inverter part

 $T_J = 25$ °C unless otherwise specified.

Table 7: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 1 \text{ A}$	ı	2.15	2.6	V
		$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 1 \text{ A}, T_{J} = 125 \text{ °C}$	-	1.65		
Ices	Collector cut-off current $(V_{IN}^{(1)} = 0 \text{ "logic state"})$	V _{CE} = 550 V, V _{CC} = V _{Boot} = 15 V	-		250	μA
VF	Diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_C = 1$ A	•		1.7	V

Notes:

Table 8: Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{on} (1)	Turn-on time	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(2)} = 0 \text{ to 5 V}, I_C = 1 \text{ A}$ (see Figure 4: "Switching time definition")	ı	158	-	
t _{c(on)} (1)	Crossover time (on)		ı	60	-	
t _{off} (1)	Turn-off time		-	515	-	ns
t _{c(off)} (1)	Crossover time (off)		-	85	-	
t _{rr}	Reverse recovery time		-	82	-	
Eon	Turn-on switching energy		-	16	-	1
E _{off}	Turn-off switching energy		-	10	-	μJ

Notes:

 $^{^{(1)}}$ Applied among HINx, LINx and GND for x = U,V,W.

 $^{^{(1)}}$ toN and toFF include the propagation delay time of the internal drive. tc(ON) and tc(OFF) are the switching time of IGBT itself under the internally given gate driving conditions.

 $^{^{(2)}}$ Applied among HIN_x, LIN_x and G_{ND} for x = U,V,W.

Figure 3: Switching time test circuit




Figure 4: Switching time definition




Figure 4: "Switching time definition" refers to HIN, LIN inputs (active high).

3.2 Control part

Table 9: Low voltage power supply (Vcc = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC_hys}	V _{CC} UV hysteresis		1.2	1.5	1.8	V
V _{CC_thON}	V _{CC} UV turn-ON threshold		11.5	12	12.5	V
Vcc_thOFF	Vcc UV turn-OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V}, \overline{\text{SD}}/\text{OD} = 5 \text{ V}; \text{LIN} = 0 \text{ V};$ $HIN = 0 \text{ V}, C_{IN} = 0 \text{ V}$			150	μΑ
I _{qcc}	Quiescent current	$V_{cc} = 15 \text{ V}, \overline{\text{SD}}/\text{OD} = 5 \text{ V}; \text{LIN} = 0 \text{ V};$ HIN = 0 V, $C_{IN} = 0 \text{ V}$			1	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.51	0.54	0.56	V

Table 10: Bootstrapped voltage (Vcc = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn-ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn-OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	V_{BS} < 9 V, \overline{SD}/OD = 5 V; LIN = 0 V and HIN = 5 V; C_{IN} = 0 V		70	110	μΑ
IQBS	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}, \overline{\text{SD}}/\text{OD} = 5 \text{ V}; \text{LIN} = 0 \text{ V}$ and HIN = 5 V; $C_{IN} = 0 \text{ V}$		150	210	μΑ
R _{DS(on)}	Bootstrap driver on-resistance	LVG ON		120		Ω

Table 11: Logic inputs (Vcc = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vil	Low logic level voltage				8.0	V
Vih	High logic level voltage		2.25			V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μA
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μA
I _{LINI}	LIN logic "0" input bias current	LIN = 0 V			1	μA
I _{LINh}	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I _{SDh}	SD logic "0" input bias current	<u>SD</u> = 15 V	30	120	300	μΑ
Isdi	SD logic "1" input bias current	$\overline{SD} = 0 \text{ V}$			3	μA
Dt	Dead time	see Figure 5: "Dead time and interlocking waveform definitions"		360		ns

STGIPN3HD60-H Electrical characteristics

Table 12: Op-amp characteristics (Vcc = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vio	Input offset voltage	$V_{ic} = 0 \text{ V}, V_{o} = 7.5 \text{ V}$			6	mV
l _{io}	Input offset current	V. 0.V.V. 7.5.V.		4	40	nA
l _{ib}	Input bias current (1)	$V_{ic} = 0 \text{ V}, V_o = 7.5 \text{ V}$		100	200	nA
Vol	Low level output voltage	$R_L = 10 \text{ k}\Omega \text{ to V}_{CC}$		75	150	mV
V _{OH}	High level output voltage	$R_L = 10 \text{ k}\Omega \text{ to GND}$	14	14.7		V
	Output abort airquit current	Source, $V_{id} = + 1 V$; $V_0 = 0 V$	16	30		mA
lo	Output short-circuit current	Sink, $V_{id} = -1 V$; $V_o = V_{CC}$	50	80		mA
SR	Slew rate	$V_i = 1 - 4 V$; $C_L = 100 pF$; unity gain	2.5	3.8		V/µs
GBWP	Gain bandwidth product	$V_0 = 7.5 \text{ V}$	8	12		MHz
A _{vd}	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs V _{CC}	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

Notes:

Table 13: Sense comparator characteristics (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
lib	Input bias current	Vcin = 1 V			3	μΑ
Vol	Open-drain low level output voltage	I _{od} = 3 mA			0.5	٧
RON_OD	Open-drain low level output	I _{od} = 3 mA		166		Ω
R _{PD_SD}	SD pull-down resistor (1)			125		kΩ
t _{d_comp}	Comparator delay	\overline{SD} /OD pulled to 5 V through 100 k Ω resistor		90	130	ns
SR	Slew rate	$C_L = 180 \text{ pF}; R_{pu} = 5 \text{ k}\Omega$		60		V/µs
t _{sd}	Shutdown to high / low-side driver propagation delay	$V_{OUT} = 0$, $V_{boot} = V_{CC}$, $V_{IN} = 0$ to 3.3 V	50	125	200	
tisd	Comparator triggering to high / low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN	50	200	250	ns

Notes:

⁽¹⁾The direction of input current is out of the IC.

⁽¹⁾Equivalent values as a result of the resistances of three drivers in parallel.


Table 14: Truth table

Conditions	Logic input (V _I)			Output		
Conditions	SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	X ⁽¹⁾	X ⁽¹⁾	L	L	
Interlocking half-bridge tri-state	Н	Н	Н	L	L	
0 "logic state" half-bridge tri-state	Н	L	L	L	L	
1 "logic state" low-side direct driving	Н	Н	L	Н	L	
1 "logic state" high-side direct driving	Н	L	Н	L	Н	

Notes:

Waveform definitions 3.3

Figure 5: Dead time and interlocking waveform definitions



⁽¹⁾X: don't care.

4 Smart shutdown function

The device integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference V_{REF} connected to the inverting input, while the non-inverting input on pin (CIN) can be connected to an external shunt resistor for simple overcurrent protection.


When the comparator triggers, the device is set to shutdown state and both of its outputs are set to low level, causing the half-bridge to enter a tri-state.

In common overcurrent protection architectures, the comparator output is usually connected to the shutdown input through an RC network providing a mono-stable circuit which implements a protection time following to a fault condition.

Our smart shutdown architecture immediately turns off the output gate driver in case of overcurrent thanks to a preferential path for the fault signal which directly switches off the outputs. The time delay between the fault and output shutdown no longer depends on the RC values of the external network connected to the shutdown pin. At the same time, the DMOS connected to the open-drain output (pin $\overline{\text{SD}}/\text{OD}$) is turned on by the internal logic, which holds it on until the shutdown voltage is lower than the logic input threshold (ViI).

Also, the smart shutdown function increases the real disable time without increasing the constant time of the external RC network.





Please refer to *Table 13:* "Sense comparator characteristics ($V_{CC} = 15 \text{ V unless otherwise specified}$)" for internal propagation delay time details.

5 Application circuit example

3 ₹ (HIN M MICROCONTROLLER ADG090820161407MT

Figure 7: Application circuit example

Application designers are free to use a different scheme according to the specifications of the device.


5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 k Ω (typ.) pull-down resistor is built-in for each input. To avoid input signal oscillations, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is suggested. The filters should have a constant time of about 100 ns and be placed as close as possible to the IPM input pins.
- The use of a bypass capacitor CVCC (aluminum or tantalum) reduces the transient circuit demand on the power supply. Besides, to reduce high frequency switching noise distributed on the power lines, a decoupling capacitor C2 (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to V_{cc} pin and in parallel whit the bypass capacitor.
- To avoid protection circuit malfunction, the use of RC filter (RSF, CSF) is recommended. The time constant (RSF x CSF) should be set to 1 μs and the filter must be placed as close as possible to the CIN pin.
- The \overline{SD} is an input/output pin (open-drain type if used as output). The CSD capacitor of the filter on \overline{SD} should be fixed no higher than 3.3 nF in order to assure \overline{SD} activation time t₁ ≤ 500 ns, and the filter should be placed as close as possible to the \overline{SD} pin.
- The decoupling capacitor C3 (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each C_{boot}, filters high frequency disturbance. Both C_{boot} and C3 (if present) should be placed as close as possible to the U, V, W and V_{boot} pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To prevent the overvoltage on V_{cc} pin, a Zener diode (Dz1) can be used. Similarly on the V_{boot} pin, a Zener diode (Dz2) can be placed in parallel with each C_{boot}.
- The use of the decoupling capacitor C₄ (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C_{vdc} prevents surge destruction. Both capacitors C₄ and C_{vdc} should be placed as close as possible to the IPM (C₄ has priority over C_{vdc}).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-coupler is possible.
- Low inductance shunt resistors for phase leg current sensing are used.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PwR_GND should be as short as possible.
- The connection of SGN_GND to PWR_GND on one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the specifications of the device for application designs. For further details, please refer to the relevant application note.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply voltage	Applied among P-Nu, Nv, Nw		300	500	V
Vcc	Control supply voltage	Applied to Vcc-GND	13.5	15	18	V
V _{BS}	High-side bias voltage	Applied to V_{BOOTi} -OUT _i for $i = U, V, W$	13		18	V
t _{dead}	Blanking time to prevent arm-short	For each input signal	1			μs
f _{PWM}	PWM input signal	-40 °C < T _c < 100 °C -40 °C < T _j < 125 °C			25	kHz
Tc	Case operation temperature				100	°C

Table 15: Recommended operating conditions



6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



6.1 NDIP-26L type C package information

Figure 8: NDIP-26L type C package outline




Table 16: NDIP-26L type C mechanical data

Table 10. NDIF-20L type C mechanical data					
Dim.		mm			
	Min.	Тур.	Max.		
А			4.40		
A1	0.80	1.00	1.20		
A2	3.00	3.10	3.20		
A3	1.70	1.80	1.90		
A4	5.70	5.90	6.10		
b	0.53		0.72		
b1	0.52	0.60	0.68		
b2	0.83		1.02		
b3	0.82	0.90	0.98		
С	0.46		0.59		
c1	0.45	0.50	0.55		
D	29.05	29.15	29.25		
D1	0.50	0.77	1.00		
D2	0.35	0.53	0.70		
D3			29.55		
E	12.35	12.45	12.55		
е	1.70	1.80	1.90		
e1	2.40	2.50	2.60		
eB1	16.10	16.40	16.70		
eB2	21.18	21.48	21.78		
L	1.24	1.39	1.54		

6.2 NDIP-26L type C packing information

Figure 9: NDIP-26L tube (dimensions are in mm)




Table 17: Shipping details

Parameter	Value	
Base quantity	17 pieces	
Bulk quantity	476 pieces	

STGIPN3HD60-H Revision history

7 Revision history

Table 18: Document revision history

Date	Revision	Changes
05-Sep-2016	1	Initial release.
08-Jun-2017	2	Modified Figure 2: "Pin layout (top view)", Table 11: "Logic inputs (Vcc = 15 V unless otherwise specified)". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

