

具有可选输入时钟驱动器的低压 1:10 低电压正射极耦合逻辑 (LVPECL)

 查询样品: **CDCLVP111-EP**

特性


- 将一个差分时钟输入对 **LVPECL** 分配至 **10** 个差分 **LVPECL**
- 与低压发射器耦合逻辑 (**LVECL**) 和 **LVPECL** 完全兼容
- 支持 **2.375V** 至 **3.8V** 的宽电源电压范围
- 通过 **CLK_SEL** 可选择时钟输入
- 针对时分应用的低输出偏斜 (典型值 **15ps**)
 - 额外抖动少于 **1ps**
 - 传播延迟少于 **355ps**
 - 开输入缺省状态
 - 低压差分信令 (**LVDS**), 电流模式逻辑 (**CML**), 短截线串联端接逻辑 (**SSTL**) 输入兼容
- 针对单端计时的 **V_{BB}** 基准电压输出
- 采用 **32** 引脚薄型方形扁平 (**LQFP**) 封装
- 频率范围介于 **DC** 至 **3.5GHz** 之间
- 与 **MC100** 系列 **EP111**, **ES6111**, **LVEP111**, **PTN1111** 引脚到引脚兼容

应用范围

- 设计用于驱动 **50Ω** 传输线路
- 高性能时分

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装和测试场所
- 一个制造场所
- 支持军用 (**-55°C** 至 **125°C**) 温度范围 ⁽¹⁾
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性



(1) 可定制工作温度范围

说明

CDCLVP111 时钟驱动器使用最小的时分偏斜将 LVPECL 输入的一个差分时钟对 (**CLK0**, **CLK1**) 分频为差分 LVPECL 时钟 (**Q0**, **Q9**) 输出的十个对。CDCLVP111 可接受两个时钟源进入同一个输入复用器。CDCLVP111 专门设计用于驱动器 **50Ω** 传输线路。当一个输出引脚不被使用时, 建议将其保持在开状态以减少功耗。如果只使用差分对中的输出引脚中的一个, 那么其它输出引脚必须被同样地端接至 **50Ω**。

如果要求单端输入运行, **V_{BB}** 基准电压输出被使用。在这种情况下, **V_{BB}** 引脚应该被连接至 $\overline{\text{CLK0}}$ 并由一个 **10nF** 电容器旁通至接地 (**GND**)。

然而, 要实现高达 **3.5GHz** 的高速性能, 强烈建议使用差分模式。

CDCLVP111 额定工作温度范围是 **-55°C** 至 **125°C**。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Table 1. FUNCTION TABLE

CLK_SEL	ACTIVE CLOCK INPUT
0	CLK0, $\overline{\text{CLK0}}$
1	CLK1, $\overline{\text{CLK1}}$

Table 2. ORDERING INFORMATION⁽¹⁾


T _J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–55°C to 125°C	LQFP - VF	CDCLVP111MVFREP	LVP111MEP	V62/12624-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION



PIN FUNCTIONS⁽¹⁾

PIN		DESCRIPTION
NAME	NO.	
CLK_SEL	2	Clock select. Used to select between CLK0 and CLK1 input pairs. LVTTTL/LVCMOS functionality compatible.
CLK0, $\overline{\text{CLK0}}$	3, 4	Differential LVECL/LVPECL input pair
CLK1, $\overline{\text{CLK1}}$	6, 7	
Q [9:0]	11, 13, 15, 18, 20, 22, 24, 27, 29, 31	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKn.
$\overline{\text{Q}}$ [9:0]	10, 12, 14, 17, 19, 21, 23, 26, 28, 30	LVECL/LVPECL complementary clock outputs, these outputs provide copies of $\overline{\text{CLKn}}$.
V _{BB}	5	Reference voltage output for single-ended input operation
V _{CC}	1, 9, 16, 25, 32	Supply voltage
V _{EE}	8	Device ground or negative supply voltage in ECL mode

(1) CLKn, CLK_SEL pull down resistor = 75 k Ω ; $\overline{\text{CLKn}}$ pull up resistor = 37.5 k Ω ; $\overline{\text{CLKn}}$ pull down resistor = 50 k Ω .

CDCLVP111-EP

ZHCSAL7 – DECEMBER 2012

www.ti.com.cn

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
V_{CC}	Supply voltage (Relative to V_{EE})	-0.3 to 4.6	V
V_I	Input voltage	-0.3 to $V_{CC} + 0.5$	V
V_O	Output voltage	-0.3 to $V_{CC} + 0.5$	V
I_{IN}	Input current	±20	mA
V_{EE}	Negative supply voltage (Relative to V_{CC})	-4.6 to 0.3	V
I_{BB}	Sink/source current	-1 to 1	mA
I_O	DC output current	-50	mA
T_{stg}	Storage temperature range	-65 to 150	°C
T_J	Maximum operating junction temperature	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage (relative to V_{EE})	2.375	2.5/3.3	3.8	V
T_J	Operating junction temperature	-55		125	°C

PACKAGE THERMAL IMPEDANCE, VF (LQFP)

		TEST CONDITION	VALUE	UNIT
θ_{JA}	Thermal resistance junction to ambient ⁽¹⁾	0 LFM	74	°C/W
		150 LFM	66	°C/W
		250 LFM	64	°C/W
		500 LFM	61	°C/W
θ_{JC}	Thermal resistance junction to case		39	°C/W

(1) According to JESD 51-7 standard.



- (1) See data sheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. CDCLVP111 in 32/VF Package Operating Life Derating Chart

LVECL DC ELECTRICAL CHARACTERISTICS

 Vsupply: $V_{CC} = 0\text{ V}$, $V_{EE} = -2.375\text{ V}$ to -3.8 V over operating temperature range $T_J = -55^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
I_{EE} Supply internal current	Absolute value of current	-55°C, 25°C, 125°C		35	85	mA	
I_{CC} Output and internal supply current	All outputs terminated 50 Ω to $V_{CC} - 2\text{ V}$	-55°C, 25°C			385	mA	
		125°C			405		
I_{IN} Input current	Includes pullup/pulldown resistors, $V_{IH} = V_{CC}$, $V_{IL} = V_{CC} - 2\text{ V}$	-55°C, 25°C, 125°C		-150	150	μA	
V_{BB} Internally generated bias voltage	For $V_{EE} = -3$ to -3.8 V , $I_{BB} = -0.2\text{ mA}$	-55°C, 25°C, 125°C		-1.45	-1.3	-1.125	V
	$V_{EE} = -2.375$ to -2.75 V , $I_{BB} = -0.2\text{ mA}$	-55°C, 25°C, 125°C		-1.4	-1.25	-1.1	
V_{IH} High-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C		-1.165		-0.88	V
V_{IL} Low-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C		-1.81		-1.475	V
V_{ID} Input amplitude (CLKn, $\overline{\text{CLKn}}$)	Difference of input, See ⁽¹⁾ $ V_{IH} - V_{IL} $	-55°C, 25°C, 125°C		0.5		1.3	V
V_{CM} Common-mode voltage (CLKn, $\overline{\text{CLKn}}$)	DC offset relative to V_{EE}	-55°C, 25°C, 125°C		$V_{EE} + 1$		-0.3	V
V_{OH} High-level output voltage	$I_{OH} = -21\text{ mA}$	-55°C		-1.26		-0.85	V
		25°C		-1.2		-0.85	
		125°C		-1.15		-0.8	
V_{OL} Low-level output voltage	$I_{OL} = -5\text{ mA}$	25°C		-1.85		-1.425	V
		-55°C, 125°C		-1.85		-1.25	
V_{OD} Differential output voltage swing	Terminated with 50 Ω to $V_{CC} - 2\text{ V}$, See Figure 4	-55°C, 25°C, 125°C		400			mV

 (1) V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.

LVPECL DC ELECTRICAL CHARACTERISTICS

Vsupply: $V_{CC} = 2.375\text{ V to }3.8\text{ V}$, $V_{EE} = 0\text{ V}$ over operating temperature range $T_J = -55^\circ\text{C to }125^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I_{EE}	Supply internal current	Absolute value of current	-55°C, 25°C, 125°C	35	85	mA	
I_{CC}	Output and internal supply current	All outputs terminated 50 Ω to $V_{CC} - 2\text{ V}$	-55°C, 25°C		385	mA	
			125°C		405		
I_{IN}	Input current	Includes pullup/pulldown resistors $V_{IH} = V_{CC}$, $V_{IL} = V_{CC} - 2\text{ V}$	-55°C, 25°C, 125°C	-150	150	μA	
V_{BB}	Internally generated bias voltage	$V_{CC} = 3\text{ to }3.8\text{ V}$, $I_{BB} = -0.2\text{ mA}$ $V_{CC} = 2.375\text{ to }2.75\text{ V}$, $I_{BB} = -0.2\text{ mA}$	-55°C, 25°C, 125°C	$V_{CC} - 1.45$	$V_{CC} - 1.3$	$V_{CC} - 1.125$	V
			-55°C, 25°C, 125°C	$V_{CC} - 1.4$	$V_{CC} - 1.25$	$V_{CC} - 1.1$	
V_{IH}	High-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C	$V_{CC} - 1.165$	$V_{CC} - 0.88$	V	
V_{IL}	Low-level input voltage (CLK_SEL)		-55°C, 25°C, 125°C	$V_{CC} - 1.81$	$V_{CC} - 1.475$	V	
V_{ID}	Input amplitude (CLKn, $\overline{\text{CLKn}}$)	Difference of input, see ⁽¹⁾ , $ V_{IH} - V_{IL} $	-55°C, 25°C, 125°C	0.5	1.3	V	
V_{CM}	Common-mode voltage (CLKn, $\overline{\text{CLKn}}$)	DC offset relative to V_{EE}	-55°C, 25°C, 125°C	1	$V_{CC} - 0.3$	V	
V_{OH}	High-level output voltage	$I_{OH} = -21\text{ mA}$	-55°C	$V_{CC} - 1.26$	$V_{CC} - 0.85$	V	
			25°C	$V_{CC} - 1.2$	$V_{CC} - 0.85$		
			125°C	$V_{CC} - 1.15$	$V_{CC} - 0.8$		
V_{OL}	Low-level output voltage	$I_{OL} = -5\text{ mA}$	25°C	$V_{CC} - 1.85$	$V_{CC} - 1.425$	V	
			-55°C, 125°C	$V_{CC} - 1.85$	$V_{CC} - 1.25$		
V_{OD}	Differential output voltage swing	Terminated with 50 Ω to $V_{CC} - 2\text{ V}$, See Figure 4	-55°C, 25°C, 125°C	400		mV	


(1) V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.

AC ELECTRICAL CHARACTERISTICS

Vsupply: $V_{CC} = 2.375\text{ V to }3.8\text{ V}$, $V_{EE} = 0\text{ V}$ or LVECL/LVPECL input $V_{CC} = 0\text{ V}$, $V_{EE} = -2.375\text{ V to }-3.8\text{ V}$ over operating temperature range $T_J = -55^\circ\text{C to }125^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{pd}	Differential propagation delay CLKn, CLKn to all Q0, Q0... Q9, Q9	See Note D in Figure 2	200	355	ps
$t_{sk(o)}$	Output-to-output skew	See Notes A and D in Figure 2	15	50	ps
$t_{sk(pp)}$	Part-to-part skew	See Notes B and D in Figure 2	70		ps
t_{aj}	Additive phase jitter ⁽¹⁾	Integration bandwidth of 20 kHz to 20 MHz, fout = 200 MHz at 25°C	0.125	0.8	ps
$f_{(max)}$	Maximum frequency ⁽¹⁾	Functional up to 3.5 GHz, see Figure 4		3500	MHz
t_r/t_f	Output rise and fall time (20%, 80%)	See Note D in Figure 2		240	ps

(1) Specification is guaranteed by bench characterization and is not tested in production.



- A. Output skew is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} ($n = 0, 1, \dots, 9$) or the difference between the fastest and the slowest t_{pHLn} ($n = 0, 1, \dots, 9$).
- B. Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} ($n = 0, 1, \dots, 9$) across multiple devices or the difference between the fastest and the slowest t_{pHLn} ($n = 0, 1, \dots, 9$) across multiple devices.
- C. Typical value measured at ambient when clock input is 155.52 MHz for an integration bandwidth of 20 kHz to 5 MHz.
- D. Input conditions: $V_{CM} = 1\text{ V}$, $V_{ID} = 0.5\text{ V}$ and $F_{IN} = 1\text{ GHz}$.

Figure 2. Waveform for Calculating Both Output and Part-to-Part Skew




Figure 3. Typical Termination for Output Driver (See the Interfacing Between LVPECL, LVDS, and CML Application Note, Literature Number [SCAA056](#))




Figure 4. LVPECL Input Using CLK0 Pair, $V_{CC} = 2.375$ V, $V_{CM} = 1$ V, $V_{ID} = 0.5$ V

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVP111MVFREP	ACTIVE	LQFP	VF	32	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	LVP111MEP	Samples
V62/12624-01XE	ACTIVE	LQFP	VF	32	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	LVP111MEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4219769/A 04/2019

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs.
4. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4219769/A 04/2019

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

VF0032A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE
SCALE:8X

4219769/A 04/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司