Analog Power AM6923P


## **Dual P-Channel 12-V (D-S) MOSFET**

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

•	Low r <sub>DS(on)</sub> provides higher efficiency and
	extends battery life

- Low thermal impedance copper leadframe TSSOP-8 saves board space
- Fast switching speed
- High performance trench technology

PRODUCTSUMMARY					
<b>V</b> <sub>DS</sub> (V)	r <sub>DS(on)</sub> (OHM)	<b>I</b> <sub>D</sub> (A)			
	$0.022 @V_{CS} = -4.5V$	-5.7			
-12	$0.027 @V_{08} = -2.5V$	-4.9			
	$0.032@V_{\odot} = -1.8V$	-4.0			



ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage	Drain-Source Voltage			V	
Cate-Source Voltage		$V_{CS}$	±8	V	
C i D i C a	T <sub>A</sub> =25°C	т	-5.7		
Continuous Drain Current <sup>a</sup>	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	$_{ m 1D}$	-4.7	A	
Pulsed Drain Current <sup>b</sup>		$I_{DM}$	-10		
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	±1.6	Α	
D D : ,: a	$T_A=25^{\circ}C$	D	1.15	W	
Power Dissipation <sup>a</sup>	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	PD	0.7	VV	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Тур	Max	
M · I · · · a	t <= 10 sec	D	93	110	0C/W
Maximum Junction-to-Ambient <sup>a</sup>	Steady State	$R_{thJA}$	130	150	°C/W

1

#### Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

SPECIFICATIONS ( $T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)							
		Test Conditions	Limits			TT *4	
Parameter	Symbol		Min	Тур	Max	Unit	
Static	•						
Cate-Threshold Voltage	VGS(th)	$V_{DS}=V_{GS}$ , $I_D=-250 \text{ uA}$	-0.4			V	
Gate-Body Leakage	IGSS	$V_{DS} = 0 V, V_{GS} = +/-8 V$			±100	nA	
Zero Cate Voltage Drain Current	IDSS	$V_{DS} = -9.6 \text{ V}, V_{GS} = 0 \text{ V}$			-1	η, Δ	
Zero Cate Voltage Dalii Culient	IDSS	$V_{DS}$ =-9.6 V, $V_{GS}$ =0 V, $T_{J}$ =55°C			-10	uA	
On-State Drain Current <sup>A</sup>	I <sub>D(on)</sub>	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	-3			A	
		$V_{GS} = 4.5 \text{ V}, I_D = 4.0 \text{ A}$			0.022	Ω	
Drain-Source On-Resistance <sup>A</sup>	nds(on)	$V_{GS}$ = -2.5 V, $I_D$ = -3.6 A			0.027		
		$V_{GS} = -1.8 \text{ V}, I_D = -3.2 \text{ A}$			0.032		
Forward Tranconductance <sup>A</sup>	gs	$V_{DS} = -5 \text{ V}, I_D = -4.0 \text{ A}$		3		S	
Diode Forward Voltage	Vsd	$I_S = -1.6 \text{A}, V_{GS} = 0 \text{V}$		-0.7		V	
Dynamic <sup>b</sup>							
Total Gate Charge	Qg	VI — 5XIXI — 45XI		19			
Gate-Source Charge	Qgs	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V},$ $I_{D} = -4.0 \text{ A}$		4.5		пC	
Gate-Drain Charge	$Q_{gd}$	ID-4.0A		5.3		7	
Input Capacitance	$G_{ss}$	D.Charrall IDC- CLUTC-OU		1800			
Output Capacitance	Coss	P-Channel VDS=6V, VCS=0V, f=1MHz		400		рF	
Reverse Transfer Capacitance	Crss	1 11 <b>VII 2</b> 2		300			
Turn-On Delay Time	td(on)			240			
Rise Time	tr	$V_{DD}$ =-5 V, $R_L$ =5 OHM,		580		ng	
Tum-Off Delay Time	td(off)	$V_{GEN}$ =-4.5 V, $R_G$ =6 OHM		7		ns	
Fall-Time	$t_{\mathrm{f}}$			4.2			

#### Notes

- a. Pulse test:  $PW \le 300us duty cycle \le 2\%$ .
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

#### Typical Electrical Characteristics 15 V<sub>GS</sub> = -4.5V -3.0V -Ib, DRAIN CURRENT (A) 10, DRAIN CURRENT (A) 0 0.5 -V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V) -V<sub>GS</sub>, GATE TO SOURCE VOLTAGE (V) Figure 1. Output Characteristics Figure 2. Transfer Characteristics 1500 DRAIN-SOURCE ON-RESISTANCE C<sub>ISS</sub> RDS(ON), NORMALIZED V<sub>GS</sub> = -2.5V CAPACITANCE (pF) 900 600 300 0.8 10 0 10 -I<sub>D</sub>, DIRAIN CURRENT (A) 20 -V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V) Figure 3. On-Resistance vs. Drain Current Figure 4. Capacitance 1.6 $V_{GS} = -4.5V$ RDS(ON), NORMALIZED DRAIN-SOURCE ON-RESISTANCE -8 1.4 Vgs Voltage (V) 1.2 -2 8.0 -25 0 25 50 75 100 125 150 12 20 T<sub>J</sub>, JUNCTION TEMPERATURE (°C) Qg, Charge (nC) Figure 5. Gate Charge Figure 6. On-Resistance vs. Junction Temperature

# Typical Electrical Characteristics




Figure 7. Source-Drain Diode Forward Voltage




Figure 8. On-Resistance with Gate to Source Voltage




Figure 9. Vth Gate to Source Voltage Vs Temperature

Figure 10. Single Pulse Maximum Power Dissipation







Figure 11. Transient Thermal Response Curve

# Package Information

### TSSOP-8: 8LEAD







But	MILLIMETERS				
DIM.	MIN.	NDM.	MAX.		
A	1.05	1.10	1.20		
A(1)	0.05	0.10	0.15		
A(2)	0.99	1.02	1.05		
В	D.19	0.25	0.30		
C		0.127			
D	2.90	3.0D	3.10		
Ε	6.20	6.40	6.60		
E1	4.30	4.40	4.50		
В	0.659SC				
L	0.45	0.60	0.75		
L1	0.90	1.00	1.10		
Y			0.10		
<b>8</b> 1	07	4	đ		
R	0.09				
S	0.20				