

PBL 386 65/2 Subscriber Line Interface Circuit

Description

The PBL 386 65/2 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated circuit for use in DLC, Central Office and other telecommunications equipment. The PBL 386 65/2 has been optimized for low total line interface cost and a high degree of flexibility in different applications.

The PBL 386 65/2 emulates a transformer equivalent dc-feed, programmable between 2x25 Ω and 2x900 Ω , with short loop current limiting adjustable to max 65 mA.

A second lower battery voltage may be connected to the device to reduce short loop power dissipation. The SLIC automatically switches between the two battery supply voltages without need for external components or external control. The SLIC incorporates loop current, ground key and ring trip detection functions. The PBL 386 65/2 is compatible with loop start and ground start signalling.

Two- to four-wire and four- to two-wire voice frequency (vf) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter, e.g. SLAC, SiCoFi, Combo II. The programmable line terminating impedance could be complex or real to fit every market.

Longitudinal line voltages are suppressed by a feedback loop in the SLIC and the longitudinal balance specifications meet the DLC requirements.

The PBL 386 65/2 package is 28-pin PLCC and 28-pin SSOP.





Figure 1. Block diagram.

Key Features

- Selectable overhead voltage principle

 All adaptive: The overhead voltage follows 0.6_{Peak}V < signals < 6.2V_{Peak}.
 Semi adaptive: The overhead voltage follows 3.1V_{Peak} < signals < 6.2V_{Peak}.
- Metering 2.2 V_{rms}
- High and low battery with automatic switching
- Battery supply as low as -10 V
- Only +5 V in addition to GND and battery (VEE optional)
- 39 mW on-hook power dissipation in active state
- Long loop battery feed tracks V_{Bat} for maximum line voltage
- 44V open loop voltage @ -48V battery feed
- Constant loop voltage for line leakage <5 mA
- On-hook transmission
- Full longitudinal current capability during on-hook
- Programmable loop & ring-trip detector threshold
- · Ground key detector
- · Analog temperature guard
- · Tip open state with ring ground detector
- · Silent polarity reversal
- Line voltage measurement
- -40° C to +85° C ambient temperature range



28-pin PLCC and 28-pin SSOP.



Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T_{Stg}	-55	+150	°C
Operating temperature range	T_{Amb}	-40	+110	°C
Operating junction temperature range, Note 1	T_{J}	-40	+140	°C
Power supply, $-40^{\circ}\text{C} \le T_{\text{Amb}} \le +85^{\circ}\text{C}$				
V _{cc} with respect to A/BGND	V _{cc}	-0.4	6.5	V
V _{EE} with respect to A/BGND	V_{EE}	V_{Bat}	0.4	V
V _{Bat} with respect to A/BGND, continuous	V_{Bat}	-75	0.4	V
V _{Bat} with respect to A/BGND, 10 ms	V_{Bat}	-80	0.4	V
V _{Bat2} with respect to A/BGND	V_{Bat2}	V_{Bat}	0.4	V
Power dissipation				
Continuous power dissipation at T _{Amb} ≤ +85 °C	$P_{\scriptscriptstyle D}$		1.5	W
Ground				
Voltage between AGND and BGND	V_{G}	-5	VCC	V
Relay Driver				
Ring relay supply voltage			BGND +13	V
Ring relay current			75 mA	
Ring trip comparator				
Input voltage	$V_{\rm DT}, V_{\rm DR}$	V _{Bat}	V _{cc}	V
Input current	$I_{\rm DT},I_{\rm DR}$	-5	5	mA
Digital inputs, outputs (C1, C2, C3, DET)				
Input voltage	V_{ID}	-0.4	V _{cc}	V
Output voltage (DET not active)	V_{OD}	-0.4	V_{cc}	V
Output current (DET)	I _{OD}		30	mA
TIPX and RINGX terminals, $-40^{\circ}\text{C} < \text{T}_{\text{Amb}} < +85^{\circ}\text{C}$, $\text{V}_{\text{Bat}} = -50\text{V}$				
Maximum supplied TIPX or RINGX current	I _{TIPX} , I _{RINGX}	-110	+110	mA
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2	V_{TA}, V_{RA}	V_{Bat}	2	V
TIPX or RINGX, pulse < 10 ms, t _{Rep} > 10 s, Note 2	V_{TA}, V_{RA}	V _{Bat} - 20	5	V
TIPX or RINGX, pulse < 1 μs, t _{Rep} > 10 s, Note 2	V_{TA}, V_{RA}	V _{Bat} - 40		V
TIP or RING, pulse < 250 ns, t _{Rep} > 10 s, Note 3	V_{TA}, V_{RA}	V _{Bat} - 70		V

Recommended Operating Condition

Parameter	Symbol	Min	Max	Unit
Ambient temperature	T_{Amb}	-40	+85	°C
V _{cc} with respect to AGND	V _{cc}	4.75	5.25	V
V _{EE} with respect to AGND	V_{EE}	V_{Bat}	-4.75	V
V _{Bat} with respect to BGND	V_{Bat}	-58	-10	V
V _{Bar2} with respect to BGND		V_{Bat}	-10	V

Notes

- 1. The circuit includes thermal protection. Operation above max. junction temperature may degrade device reliability.
- 2. A diode in series with the VBat input increases the permitted continuous voltage and pulse < 10 ms to -85 V. A pulse $\leq 1\mu s$ is increased to the greater of |-70V| and |VBat -40V|.
- 3. R_{F1} , $F_{R2} \ge 20~\Omega$ is also required. Pulse is supplied to TIP and RING outside R_{F1} , F_{R2} .



Electrical Characteristics

 $-40 \text{ °C} \leq T_{\text{Amb}} \leq +85 \text{ °C}, \text{ $V_{\text{CC}} = +5V \pm 5$ \%, $V_{\text{BE}} = -5V \pm 5\%, $V_{\text{Bat}} = -58V$ to $-40V$, $R_{\text{LC}} = 18.7k\Omega$, $I_{\text{L}} = 27$ mA$, $Z_{\text{L}} = 600 \Omega$, R_{F1}, $R_{\text{F2}} = 0 \Omega$, $R_{\text{Ref}} = 15k\Omega$, $C_{\text{HP}} = 68nF$, $C_{\text{LP}} = 0.33 \ \mu\text{F}$, $R_{\text{T}} = 120 \ k\Omega$, $R_{\text{SG}} = 24 \ k\Omega$, $R_{\text{RX}} = 120 \ k\Omega$, AOV- and V_{Bat2} pin not connected, unless otherwise specified. Current definition: current is positive if flowing into a pin. }$

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Two-wire port	ııg_	Conditions		1,717	mux	- Clift
•	2	A ativo atata				
Overload level, V _{TRO} ,I _{LDC} ≥ 10 mA	2	Active state	2.4			\ /
0 11 1 1 25 4		1% THD, Note 1	3.1			V_{Peak}
On-Hook, I _{LDC} ≤ 5 mA			1.4			V_{Peak}
Input impedance, Z _{TR}		Note 2		Z _T /200		
Longitudinal impedance, Z _{LoT} , Z _{LoR}		0 < f < 100 Hz		20	35	Ω/wire
Longitudinal current limit, I _{LoT} , I _{LoR}		active state	28			mA _{rms} /wire
Longitudinal to metallic balance, B _{LM}	3	IEEE standard 455-1985, Z _{TRX} =736Ω,	active st	ate		
		Normal polarity:				
		$0.2 \text{ kHz} < f < 1.0 \text{ kHz}, T_{amb} 0-70^{\circ}\text{C}$	63			dB
		$1.0 \text{ kHz} < f < 3.4 \text{ kHz}, T_{amb} 0-70^{\circ}\text{C}$	58			dB
		$0.2 \text{ kHz} < f < 1.0 \text{ kHz}, T_{amb} -40-85^{\circ}\text{C}$	58			dB
		$1.0 \text{ kHz} < f < 3.4 \text{ kHz}, T_{amb} - 40 - 85^{\circ}\text{C}$	54			dB
		Reverse polarity:				
		$0.2 \text{ kHz} < f < 3.4 \text{ kHz}, T_{amb} -40-85^{\circ}\text{C}$	54			dB
Longitudinal to metallic balance, B _{LME}	3	Active state				
		Normal polarity:				
		$0.2 \text{ kHz} < f < 1.0 \text{ kHz}, T_{amb} 0-70^{\circ}\text{C}$	63			dB
l Erol		$1.0 \text{ kHz} < f < 3.4 \text{ kHz}, T_{amb} 0-70^{\circ}\text{C}$	58			dB
$B_{LME} = 20 \cdot Log \left \frac{E_{LO}}{V_{TD}} \right $		$0.2 \text{ kHz} \le \text{f} \le 1.0 \text{ kHz}, T_{amb} -40-85^{\circ}\text{C}$	58			dB
' V _{TR} '		1.0 kHz < f < 3.4 kHz, T_{amb} -40-85°C	54			dB
		Reverse polarity:				
		$0.2 \text{ kHz} < f < 3.4 \text{ kHz}, T_{amb} -40-85^{\circ}\text{C}$	54			dB
	_					
Longitudinal to four-wire balance, B _{LFE}	3	Active state				
		Normal polarity:				15
		$0.2 \text{ kHz} < f < 1.0 \text{ kHz}, T_{amb} 0.70^{\circ}\text{C}$	69			dB
B OO I E _{LO}		1.0 kHz < f < 3.4 kHz, T _{amb} 0-70°C	64			dB
$B_{LFE} = 20 \cdot Log \left \frac{E_{LO}}{V_{TV}} \right $		$0.2 \text{ kHz} \le f \le 1.0 \text{ kHz}, T_{amb} -40-85^{\circ}\text{C}$	64			dB
* IX		1.0 kHz < f < 3.4 kHz, T _{amb} -40-85°C	60			dB
		Reverse polarity:	54			dB
Matallia ta langitudinal halanaa D	4	0.2 kHz < f < 3.4 kHz, T _{amb} -40-85°C	34			иь
Metallic to longitudinal balance, B_{MLE}	4	Active state	40			-ID
		0.2 kHz < f < 3.4kHz	40			dB
$B_{MLE} = 20 \bullet Log \left \frac{V_{TR}}{V_{LO}} \right $						
WLE9 VLO						

Figure 2. Overload level, V_{TRO} , two-wire


$$\frac{1}{\omega C}$$
 << R_L, R_L= 600 Ω


$$\mathsf{R}_{_{\mathsf{T}}} = 120 \; \mathsf{k}\Omega, \; \mathsf{R}_{_{\mathsf{RX}}} = 120 \; \mathsf{k}\Omega$$

Figure 3. Longitudinal to metallic ($B_{\rm LME}$) and Longitudinal to four-wire ($B_{\rm LFE}$) balance

$$\frac{1}{\omega C}$$
 << 150 Ω , $R_{LR} = R_{LT} = R_L / 2 = 300 \Omega$

$$R_T = 120 \text{ k}\Omega, R_{RX} = 120 \text{ k}\Omega$$







Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to longitudinal balance, B _{FLE}		Active state				
		$B_{FLE} = 20 \bullet Log \left \frac{E_{RX}}{V_{Lo}} \right $				
		0.2 kHz < f < 3.4 kHz	40			dB
Two-wire return loss, r		$r = 20 \bullet Log \frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$				
		0.2 kHz < f < 0.5 kHz	25			dB
		0.5 kHz < f < 1.0 kHz	27			dB
		1.0 kHz < f < 3.4 kHz, Note 3	23			dB
TIPX idle voltage, V _{Ti}		active, I _L < 5 mA		- 1.5		V
RINGX idle voltage, V _{Ri}		active, I _L < 5 mA		V _{Bat} + 2.7	•	V
RINGX idle voltage, V _{Ri}		tip open, I _L < 5 mA		V _{Bat} + 3.0)	V
V_{TR}		active, I _L < 5 mA		V _{Bat} +4.2		V
Four-wire transmit port (VTX)						
Overload level, V _{TXO} , I _L ≥ 10 mA	5	Load impedance > 20 k Ω ,	1.55			V_{Peak}
On hook I _L ≤5 mA		1% THD, Note 4	0.7			V_{Peak}
Output offset voltage, ΔV_{TX}			-60		60	mV
Output impedance, z _{TX}		0.2 kHz < f < 3.4 kHz		5	20	Ω
Four-wire receive port (RSN)						
Receive summing node (RSN) dc voltage		$I_{RSN} = 0 \text{ mA}$	-25	GND	+25	mV
Receive summing node (RSN) impedance	!	0.2 kHz < f < 3.4 kHz		10	50	Ω
Receive summing node (RSN)		0.3 kHz < f < 3.4 kHz				
current (I _{RSN}) to metallic loop current (I _L)				400		ratio
gain, α_{RSN}						
Frequency response						
Two-wire to four-wire, g ₂₋₄	6	relative to 0 dBm, 1.0 kHz. E _{RX} = 0 V				
		0.3 kHz < f < 3.4 kHz	-0.15		0.15	dB
		f = 8.0 kHz, 12 kHz, 16 kHz	-0.5	0	+0.1	dB




Figure 4. Metallic to longitudinal and four-wire to longitudinal balance

$$\frac{1}{\omega C}$$
 << 150 Ω , $R_{LT} = R_{LR} = R_{L} / 2 = 300 \Omega$

$$R_T = 120 \text{ k}\Omega, R_{RX} = 120 \text{ k}\Omega$$




Figure 5. Overload level, $V_{\rm TXO}$, four-wire transmit port

$$\frac{1}{\omega C}$$
 << R_L, R_L = 600 Ω

$$R_{_{\mathrm{T}}}$$
 = 120 k Ω , $R_{_{\mathrm{RX}}}$ = 120 k Ω




Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to two-wire, g ₄₋₂	6	relative to 0 dBm, 1.0 kHz. $E_L = 0 \text{ V}$				
		0.3 kHz < f < 3.4 kHz	-0.15		0.15	dB
		f = 8 kHz, 12 kHz,	-1.0	-0.2	0	dB
		16 kHz	-1.0	-0.3	0	dB
Four-wire to four-wire, g ₄₋₄	6	relative to 0 dBm, 1.0 kHz. $E_L = 0 \text{ V}$				
		0.3 kHz < f < 3.4 kHz	-0.15		0.15	dB
Insertion loss						
Two-wire to four-wire, G ₂₋₄	6	0 dBm, 1.0 kHz, Note 5				
		$G_{2-4} = 20 \cdot \text{Log} \left \frac{V_{TX}}{V_{TR}} \right , E_{RX} = 0$	-6.22	-6.02	-5.82	dB
Four-wire to two-wire, G ₄₋₂	6	0 dBm, 1.0 kHz, Notes 5, 6				
		$G_{4-2} = 20 \cdot Log \left \frac{V_{TR}}{E_{RX}} \right , E_L = 0$	-0.2		0.2	dB
Gain tracking						
Two-wire to four-wire $R_{LDC} \le 2k\Omega$	6	Ref10 dBm, 1.0 kHz, Note 7				
		-40 dBm to +3 dBm	-0.1		0.1	dB
		-55 dBm to -40 dBm	-0.2		0.2	dB
Four-wire to two-wire $R_{LDC} \le 2k\Omega$	6	Ref10 dBm, 1.0 kHz, Note 7				
		-40 dBm to +3 dBm	-0.1		0.1	dB
		-55 dBm to -40 dBm	-0.2		0.2	dB
Noise						
Idle channel noise at two-wire		C-message weighting		7	12	dBrnC
(TIPX-RINGX)		Psophometrical weighting Note 8		-83	-78	dBmp
Harmonic distortion						
Two-wire to four-wire	6	0 dBm, 1.0 kHz test signal			-50	dB
Four-wire to two-wire		0.3 kHz < f < 3.4 kHz			-50	dB
Battery feed characteristics						
Constant loop current, I _{Lconst}	15	$I_{LProg} = \frac{500}{1}$				
Constant 100p darrotts, I _{Lconst}	10	R _{LC}				
		18 < I _{LProg} < 65 mA	0.92 I _{LProg}	I _{LProg}	1.08 I _{LProg}	mΔ
Tip open state TIPX current, I _{Leak}	7	$S = closed; R = 7 k\Omega$	U.JZ ILProg	LProg	-100 I _{LProg}	μA
Tip open state RINGX current, I _{LRTO}	7	$R_{LRTO} = 0\Omega$, $V_{Bat} = -48V$		IL		mA
p open state time ext same in, i _{LR10}	•	$R_{LRTO} = 2.5 \text{ k}\Omega, V_{Bat} = -48V$		17		mA
Tip open state RINGX voltage, V _{RTO}	7	$I_{LRTO} < 23 \text{ mA}$		V _{Bat} + 5.8		V
Tip voltage (ground start)	7	Active state, Tip lead open (S open),	-4	-2.5	_	V
The voltage (ground start)	,	Ring lead to ground through 150 Ω	7	2.0		•
Tip voltage (ground start)	7	Active state, tip lead to -48 V	-6	-3.1	-	V
	•	through 7 k Ω (S closed), Ring	•	.		-
		lead to ground through 150 Ω				
Open circuit state loop current, I _{LOC}		$R_1 = 0\Omega$	-100	0	100	μΑ
						•

Figure 6.

Frequency response, insertion loss, gain tracking.

$$\frac{1}{\omega C}$$
 << R_L, R_L = 600 Ω

$$R_{T} = 120 \text{ k}\Omega, R_{RX} = 120 \text{ k}\Omega$$





	Ref fig	Conditions	Min	Тур	Max	Unit
Loop current detector						
Programmable threshold, I _{DET}		$I_{LTh} = \frac{500}{R_{LD}}$	0.9•I _{LTh}	I _{LTh}	1.1•l _{LTh}	mA
Progammable threshold in		, 500	0.9•I _{LTh}	I _{LTh}	1.1•I _{LTh}	mA
Tip Open state, I _{DET}		$I_{LTh} = \frac{500}{R_{LD}}$	£111	2111	LIII	
Ground key detector						
Ground key detector threshold			11	15	19	mA
$(I_{\rm LTIPX}$ and $I_{\rm LRINGX}$ current difference to trigger	grou	ınd key det.)				
Line voltage measurement						
Frequency		$f = \frac{10^6}{ V _{TR} + 1}$		f		Hz
Ring trip comparator						
Offset voltage, ΔV_{DTDR}		Source resistance, $R_S = 0 \Omega$	-20	0	20	mV
Input bias current, I _B		$I_{B} = (I_{DT} + I_{DR})/2$	-50	-20	200	nA
Input common mode range, V _{DT} , V _{DR}			V _{Bat} +1		-1	V
Ring relay driver						
Saturation voltage, V _{OL}		$I_{OL} = 50 \text{ mA}$			0.5	V
Off state leakage current, I _{Lk}		V _{OH} = 12 V			100	μΑ
Digital inputs (C1, C2, C3)						
Input low voltage, V _{IL}			0		0.5	V
Input high voltage, V _{IH}			2.5		V _{cc}	V
Input low current, I _{IL}		$V_{IL} = 0.5$			-200	μΑ
Input high current, I _{IH}		V _{IH} = 2.5 V			200	μΑ
Detector output (DET)						
Output low current, I _{OL}		V _{OL} < 0.6V	0.5	1		mA
Internal pull-up resistor				10		kΩ
Power dissipation ($V_{Bat} = -48V$; $V_{Bat2} = -32V$	/)					14/
P ₁ P ₂ @ VEE=-5V		Open circuit state		14 39		mW mW
P ₃ @ VEE=-48V		Active state $I_{Lo} = 0$ mA, $I_{L} = 0$ mA Active state $I_{Lo} = 0$ mA, $I_{L} = 0$ mA		39 44		mW
P ₄ @ VEE=-5V		Active state $R_{l} = 300\Omega$ (off-hook)		710		mW
P ₅ @ VEE=-5V		Active state $R_L = 800\Omega$ (off-hook)		340		mW
Power supply currents (V _{Bat} = -48V)		Active State $N_L = 00022$ (OII-1100K)		340		IIIVV
V _{CC} current, I _{CC}		Open circuit state		0.8		mA
V _{EE} current, I _{EE}		Open circuit state		-0.15		mA
V _{Bat} current, I _{Bat}		Open circuit state		-0.2		mA
V _{cc} current, I _{cc}		Active state I_{Lo} = 0 mA, I_{L} = 0 mA		2.0		mA
V_{EE} current, I_{EE}		Active state I_{Lo} = 0 mA, I_{L} = 0 mA		-0.15		mA
V _{Bat} current, I _{Bat}		Active state I_{Lo} = 0 mA, I_{L} = 0 mA		-0.7		mA
Power supply rejection ratios						
V _{CC} to 2- or 4-wire port		Active state, $f = 1 \text{ kHz}$, $V_n = 100 \text{mV}$	28.5	35		dB
V _{EE} to 2- or 4-wire port		Active state, $f = 1 \text{ kHz}$, $V_n = 100 \text{mV}$	28.5	55		dB
V _{Bat} to 2- or 4-wire port		Active state, $f = 1 \text{ kHz}$, $V_n = 100 \text{mV}$	28.5	40		dB
V _{Bat2} to 2- or 4-wire port		Active state, $f = 1 \text{ kHz}$, $V_n = 100 \text{mV}$	28.5	60		dB
Temperature guard						
Junction threshold temperature, T _{JG}			140			°C
Thermal resistance						
28-pin PLCC, θ_{JP28PLCC}				39		°C/W
28-pin SSOP, $\theta_{JP28SSOP}$				55		°C/W



Notes

- 1. The overload level is automatically expanded when the signal level $> 3.1 \ V_{\text{Peak}}$ and is specified at the two-wire port with the signal source at the four-wire receive port.
- The two-wire impedance is programmable by selection of external component values according to:
 - $Z_{TR} = Z_T/|G_{2-4S} \alpha_{RSN}|$ where:
 - Z_{TR} = impedance between the TIPX and RINGX terminals
 - $Z_{\text{T}} = \text{programming network between the } V_{\text{TX}} \text{ and RSN terminals}$
 - G_{2-4S} = transmit gain, nominally = 0.5
 - α_{RSN} = receive current gain, nominally = 400 (current defined as positive flowing into the receivesumming node, RSN, and when flowing from tip to ring).
- Higher return loss values can be achieved by adding a reactive component to R_T, the two-wire terminating impedance programming resistance, e.g. by dividing R_T into two equal halves and connecting a capacitor from the common point to ground.

- 4. The overload level is automatically expanded, as needed up to 3.1 V_{Peak} when the signal level >1.55 V_{Peak} and is specified at the four-wire transmit port, VTX, with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is $G_{2-4S} = 0.5$.
- 5. Secondary protection resistors R_F impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for $R_F = 0$.
- The specified insertion loss tolerance does not include errors caused by external components.
- 7. The level is specified at the four-wire receive port and referenced to a 600 Ω programmed two-wire impedance level.
- 8. The two-wire idle noise is specified with the four-wire receive port grounded ($E_{RX}=0$; see figure 6). The four-wire idle noise at VTX is the two-wire value -6 dB and is specified with the two-wire port terminated in 600 Ω (R_L). The noise specification is referenced to a 600 Ω programmed two-wire impedance level at V_{TX} . The four-wire receive port is grounded ($E_{RX}=0$).




Figure 7. Tipx voltage.



Pin Description

Refer to figure 8.	
--------------------	--

PLCC	SSOP	Symbol	Description
1	7	VBAT	Battery supply voltage. Negative with respect to BGND.
2	8	VBAT2	An optional second battery voltage, connected in series with a diode, or an external powerhandling resistor connects to this pin.
3	9	AOV	Adaptive O verhead V oltage. If the pin is left open, then the overhead voltage is set internally to $3.1V_{Peak}$ in off-hook and $1.4~V_{Peak}$ in on-hook. The overhead voltage will automatically adapt to signals > $3.1V_{Peak}$. If the pin is connected to AGND, then no overhead voltage is set internally. The overhead voltage adapts automatically to $0.6~V_{Peak}$ < signals < $6.2~V_{Peak}$.
4	10	PSG	P rogrammable S aturation G uard. The resistive part of the DC feed characteristic is programmed by a resistor connected from this pin to VBAT.
5	11	LP	Low Pass filter. Saturation guard filter capacitor connected here to filter out noise and improve PSRR. Other end of C_{LP} connects to VBAT.
6	12	DT	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The ring trip network connects to this input.
7	13	DR	Input to the ring trip comparator. With DR more positive than DT the detector output, DET, is at logic level low, indicating off-hook condition. The ring trip network connects to this input.
8	16	VEE	-5V to VBAT power supply.
9	17	REF	A 15 $k\Omega$ resistor should be connected between this pin and AGND.
10	18	SPR	S ilent P olarity R eversal. The polarity reversal time can be adjusted with a capacitor connected to AGND. If pin is left open: Shortest polarity reversal time.
11	19	PLC	P rog. Line C urrent, the constant current part of the DC feed characteristic is programmed by a resistor connected from this pin to AGND.
12	20	PLD	P rogrammable L oop D etector threshold. The loop detection threshold is programmed by a resistor connected from this pin to AGND.
13	21	VCC	+5 V power supply.
14	22	C3]	C1, C2 and C3 are digital inputs Controlling the SLIC operating states. Refer to section
15	23	C2 }	Operating states for details.
16 17	24 14	NC	No Connect Must be left open
18	25	DET	No Connect. Must be left open. Peterstar output. Active low when indicating loop or ring trip detection, active high when indicating ground.
			Det ector output. Active low when indicating loop or ring trip detection, active high when indicating ground key detection
19	26	RSN	Receive Summing Node. 400 times the current flowing into this pin equals the metallic (transversal) current flowing from RINGX to TIPX. Programming networks for two-wire impedance and receive gain connect to the receive summing node.
20	27	AGND	Analog Ground, should be tied together with BGND.
21	28	VTX	Transmit vf output. The ac voltage difference between TIPX and RINGX, the ac metallic voltage, is reproduced as an unbalanced GND referenced signal at VTX with a gain of -0.5. The two-wire impedance programming network connects between VTX and RSN.
22	1	RRLY	Ring Relay driver output.
23	2	TS	Tip Sense should be connected to TIPX.
24	15	NC	No Connect. Must be left open.
25	3	HP	H igh P ass connection for ac/dc separation capacitor C_{HP} . Other end of C_{HP} connects to RINGX.
26	4	RINGX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage
			protection components and ring relay (and optional test relay).
27	5	BGND	Battery Ground, should be tied together with AGND.
28	6	TIPX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage
			protection components and ring relay (and optional test relay).






Figure 8. Pin configuration 28 pin SSOP and 28 pin package, top view.

SLIC Operating States

State	С3	C2	C1	SLIC operating state	Active detector
0	0	0	0	Open circuit	Detector is set high
1	0	0	1	Ringing state	Ring trip detector (active low)
2	0	1	0	Active state	Loop detector (active low)
3	0	1	1	Active state	Line voltage measurement
4	1	0	0	Tip open state	Loop detector (active low)
5	1	0	1	Active state	Ground key detector (active high)
6	1	1	0	Active reverse	Loop detector (active low)
7	1	1	1	Active reverse	Ground key detector (active high)

Table 1. SLIC operating states.






Figure 9. Simplified ac transmission circuit.

Functional Description and Applications Information Transmission

General

A simplified ac model of the transmission circuits is shown in figure 9. Circuit analysis yields:

$$V_{TR} = \frac{V_{TX}}{G_{2.4S}} - I_L \cdot 2R_F \qquad (1)$$

$$V_{TR} = \frac{V_{TX}}{G_{2-4S}} - I_L \cdot 2R_F \qquad (1)$$

$$\frac{V_{TX}}{Z_T} + \frac{V_{RX}}{Z_{RX}} = \frac{I_L}{\alpha_{RSN}} \qquad (2)$$

$$V_{TR} = I_{L} \cdot Z_{L} - E_{L} \tag{3}$$

where:

 V_{Tx} is a ground referenced version of the ac metallic voltage between the TIPX and RINGX terminals.

 V_{TR} is the ac metallic voltage between tip and ring.

E_i is the line open circuit ac metallic voltage.

is the ac metallic current.

R_c is a fuse resistor.

G_{2-4S} is the SLIC two-wire to fourwire gain (transmit direction) with a nominal value of -0.5. (Phase shift 180°)

is the line impedance.

determines the SLIC TIPX to RINGX impedance for signal in the 0 - 20kHz frequency range.

Z_{RX} controls four- to two-wire gain.

V_{PY} is the analogue ground referenced receive signal.

 $\alpha_{\scriptscriptstyle RSN}$ is the receive summing node current to metallic loop current gain. The nominal value of $\alpha_{RSN} = 400$

Two-Wire Impedance

To calculate Z_{TR} , the impedance presented to the two-wire line by the SLIC including the fuse resistor R_F , let $V_{RX} = 0$.

From (1) and (2):

$$Z_{TR} = \left| \frac{Z_{T}}{\alpha_{RSN} \cdot G_{2.4S}} - 2R_{F} \right|$$

Thus with Z_{TR} , G_{2-4S} , α_{RSN} , and R_F known: $Z_T = \alpha_{RSN} \cdot G_{2-4S} \cdot (2R_F - |Z_{TR}|)$

Two-Wire to Four-Wire Gain

From (1) and (2) with $V_{\rm RX} = 0$:

$$G_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T / \alpha_{RSN}}{Z_T} - 2R_F$$

Four-Wire to Two-Wire Gain

From (1), (2) and (3) with $E_{L} = 0$:

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = \frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{\frac{Z_T}{\alpha_{RSN}} - G_{2-4S} \cdot (Z_L + 2R_F)}$$

In applications where

 $2R_{\scriptscriptstyle F}$ - $Z_{\scriptscriptstyle T}/(\alpha_{\scriptscriptstyle RSN}\,{\scriptstyle \bullet}\,\,G_{\scriptscriptstyle 2\text{-}4S})$ is chosen to be equal to Z_L, the expression for G₄₋₂ simpli-

$$G_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2 \cdot G_{2-4S}}$$

Four-Wire to Four-Wire Gain

From (1), (2) and (3) with $E_1 = 0$:

$$G_{4-4} = \frac{V_{TX}}{V_{RX}} = \frac{Z_T}{Z_{RX}} \cdot \frac{G_{2-4S} \cdot (Z_L + 2R_F)}{\frac{Z_T}{\alpha_{RSN}} - G_{2-4S} \cdot (Z_L + 2R_F)}$$



Hybrid Function

The hybrid function can easily be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 10. Via impedance $Z_{\rm B}$ a current proportional to $V_{\rm RX}$ is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to $V_{\rm RX}$ is returned to $V_{\rm TX}$. This voltage is converted by $R_{\rm TX}$ to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{R}} = 0 \ (E_{L} = 0)$$

The four-wire to four-wire gain, G_{4-4} , includes the required phase shift and thus the balance network $Z_{\rm B}$ can be calculated from:

$$Z_B = -R_{TX} \cdot \frac{V_{RX}}{V_{TX}} =$$

$$-\,R_{TX} \cdot \frac{Z_{RX}}{Z_{T}} \cdot \frac{\frac{Z_{T}}{\alpha_{RSN}} - G_{2\cdot 4S} \cdot (\,Z_{L} + 2R_{F})}{G_{2\cdot 4S} \cdot (\,Z_{L} + 2R_{F})}$$

When choosing R_{TX} , make sure the output load of the VTX terminal is $> 20 \text{ k}\Omega$.

If calculation of the $Z_{\rm B}$ formula above yields a balance network containing an inductor, an alternate method is recommended.

The PBL 386 65/2 SLIC may also be used together with programmable CODEC/filters. The programmable CODEC/filter allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the transmit and receive gain may be adjusted. Please, refer to the programmable CODEC/filter data sheets for design information.

Longitudinal Impedance

A feed back loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase.

Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range.

The SLIC longitudinal impedance per wire, Z_{LoT} and Z_{LoR} , appears as typically 20 Ω to longitudinal disturbances. It should be noted that longitudinal currents may exceed the dc loop current without disturbing the vf transmission.

Capacitors C_{TC} and C_{RC}

If RFI filtering is needed, the capacitors designated C_{TC} and C_{RC} in figure 13, connected between TIPX and ground as well as between RINGX and ground, may be mounted.

 C_{TC} and C_{RC} work as RFI filters in conjunction with suitable series impedances (i.e. resistances, inductances). Resistors

 R_{F1} and R_{F2} may be sufficient, but series inductances can be added to form a second order filter. Current-compensated inductors are suitable since they suppress common-mode signals with minimum influence on return loss. Recommended values for C_{TC} and C_{RC} are below 1 nF. Lower values impose smaller degradation on return loss and longitudinal balance, but also attenuate radio frequencies to a smaller extent. The influence on the impedance loop must also be taken into consideration when programming the CODEC. C_{TC} and C_{RC} contribute to a metallic impedance of $1/(\pi \cdot f \cdot C_{TC}) = 1/(\pi \cdot f \cdot C_{RC})$, a TIPX to ground impedance of $1/(2 \cdot \pi \cdot f \cdot C_{TC})$ and a RINGX to ground impedance of $1/(2 \cdot \pi \cdot f \cdot C_{RC})$.

AC - DC Separation Capacitor, C_{HP}

The high pass filter capacitor connected between terminals HP and RINGX p r o vides the separation of the ac and dc signals. C_{HP} positions the low end frequency response break point of the ac loop in the SLIC. Refer to table 1 for recommended value of C_{HP} .

Example: A C_{HP} value of 68 nF will position the low end frequency response 3dB break point of the ac loop at 13 Hz (f_{3dB}) according to $f_{3dB} = 1/(2 \cdot \pi \cdot R_{HP} \cdot C_{HP})$ where $R_{HP} = 180 \text{ k}\Omega$.




Figure 10. Hybrid function.



High-Pass Transmit Filter

When CODEC/filter with a singel 5 V power supply is used, it is necessary to separate the different signal reference voltages between the SLIC and the CODEC/filter. In the transmit direction this can be done by connecting a capacitor between the VTX output of the SLIC and the CODEC/filter input. This capacitor will also form, together with R_{TX} and/or the input impedance of the CODEC/filter, a high-pass RC filter. It is recommended to position the 3 dB break point of this filter between 30 and 80 Hz to get a fast enough response for the dc steps that may occur with DTMF signaling.

Capacitor C_{IP}

The capacitor C_{LP} , which connects between the terminals LP and VBAT, positions the high end frequency break point of the low pass filter in the dc loop in the SLIC. C_{LP} together with C_{HP} and Z_{T} (see section Two-Wire Impedance) forms the total two wire output impedance of the SLIC. The choice of these programming components influence the power supply rejection ratio (PSRR) from VBAT to the two wire side in the low frequency range.

$R_{Feed} \ [\Omega]$	$R_{SG} \ [k\Omega]$	C _{LP} [nF]	C _{HP} [nF]	
2•25	4.02	330	68	
2•50	23.7	330	68	
2•200	147	100	33	
2•400	301	47	33	
2•800	619	22	33	

Table 1. R_{SG} , C_{LP} and C_{HP} values for different feeding characteristics.

Table 1 suggest values of $C_{\rm LP}$ and $C_{\rm HP}$ for different feeding characteristics.

Adaptive Overhead Voltage, AOV

The Adaptive Overhead Voltage feature minimises the power dissipation and at the same time provides a flexible solution for differing system requirements and possible future changes concerning voice, metering and other signal levels. This is done by using an overhead voltage which automatically adapts to the signal level (voice + metering). With the AOV-pin left open, the PBL 386 65/2 will behave as a SLIC with fixed overhead voltage for signals in the 0 - 20kHz frequency range and with an ampli-




Figure 11. The AOV funktion when the AOV-pin is left open. (Observe, burst undersampled).

tude less than $3.1V_{Peak}^{}$ 11. For signal amplitudes between $3.1V_{Peak}^{}$ and $6.2V_{Peak}^{}$, the AOV-function will expand the overhead voltage making it possible for the signal, Vt, to propagate through the SLIC without distortion (see figure 11). The expansion of the overhead voltage occurs instantaneously. When the signal amplitude decreases, the overhead voltage returns to its initial value with a time constant of approximately one second.

If the AOV-pin is connected to AGND, the overhead voltage will automatically be adjusted for signal levels between 0.6 $\rm V_{Peak}$ and 6.2 $\rm V_{Peak}$.

AOV In the Constant Current Region

When the overhead voltage is automatically increased, the apparent battery (V_{App} , reference F in figure 15), will be reduced by the signal amplitude minus 3.1 $V_{Peak}^{(11)}$, (Vt - 3.1(11)).

In the constant current region this change will not affect the line current as long as

$$V_{TR} < V_{App}$$
 - $(I_{LConst} \cdot R_{Feed})$ - $(Vt-3.1^{(11)})$, (references A-C in figure 15).

AOV In the Resistive Loop Feed Region

The saturation guard will be activated when the SLIC is working in the resistive loop feed region, i.e.

 $V_{TR} > V_{App} - (I_{LConst} \cdot R_{Feed}) - (Vt - 3.1^{(11)})$ (references D in figure 15).

If the signal amplitude is greater than $3.1V_{\text{Peak}}^{11}$ the line current, I_{L} , will be reduced corresponding to the formula

$$\Delta I_{L} = | (Vt - 3.1^{(11)})/(R_{L} + R_{Feed}) |.$$

This reduction of line current will introduce a transversal signal into the two-wire which under some circumstances may be audible (e g when sending metering signals > 3.1 V_{Peak} without any speech signal burying the transversal signal generated from the linecurrent reduction).

The sum of all signals should not exceed 6.2 $\ensuremath{V_{\text{Peak}}}.$

Line Feed

If $V_{TR} < V_{App}$ - $(I_{LConst}$ - $R_{Feed})$, the PBL 386 65/2 SLIC will emulate constant current feed (references A-C in figure 15).

For $V_{TR} > V_{App}$ - ($I_{LConst} \cdot R_{Feed}$) the PBL 386 65/2 SLIC will emulate resistive loop feed programmable between 2•25 Ω^{12} and 2•900 Ω (references D in figure 15). The current limitation region is adjustable between 0 mA and 65 mA¹³.

When the line current is approaching open loop conditions, the overhead voltage is reduced. To ensure maximum open loop voltage, even with telephone line leakage, this occurs at a line current of approximately 5 mA (references E in figure 15). After the overhead voltage reduction, the line voltage is kept nearly constant with a steep slope corresponding to $2 \cdot 25~\Omega(\text{reference G}$ in figure 15).

The open loop voltage, V_{TRMax} , measured between the TIPX and RINGX terminals is tracking the battery voltage V_{Bat} (references H in figure 15). V_{TRMax} is programmable by connecting the AOV-pin to AGND or by leaving the AOV-pin open.



 V_{TRMax} is defined as the battery voltage on the VBat terminal minus the Battery Over Head voltage, V_{BOH} , according to the equation

$$V_{TRMax}(at I_L = 0 mA) = |V_{Bat}| - V_{BOH}$$

Refer to table 2 for typical V_{BOH} values.

	V _{BOH} (typ) [V]
AOV-PIN NC	4.2
AOV-PIN to AGND	3.2

Table 2. The battery overhead voltages at open loop conditions.

Resistive Loop Feed Region

The resistive loop feed (reference D in figure 15) is programmed by connecting a resistor R_{SG} , between terminals PSG and VBAT according to the equation

$$R_{\text{Feed}} = \frac{R_{\text{SG}}}{400} + 40 + 2R_{\text{F}}$$

Constant Current Region

The current limit (reference C in figure 15) is adjusted by connecting a resistor, $R_{\rm LC}$, between terminal PLC and ground according to the equation:

$$R_{LC} = \frac{500}{I_{LProg}}$$

Battery Switch (VBAT2)

To reduce short loop power dissipation, a second lower battery voltage may be connected to the device through an external diode at terminal VBAT2. The SLIC automatically switches between the two battery supply voltages without need for external control. The silent battery switching occurs when the line voltage passes the value

$$V_{TR} = |V_{Bat2}| - 40 \cdot I_{L} - 6^{15}$$

Connect the terminal VBAT2 to the second power supply via the diode D_{B2} in figure 14.

An optional diode D_{BB} connected between terminal VBAT and the VB2 power supply, see figure 13, will make sure that the SLIC continues to work on the second battery even if the first battery voltage disappears.




Figure 12. Silent Polarity Reversal

If the $V_{\rm B2}$ voltage is not available, an optional external power management resistor, $R_{\rm PM}$, may be connected between the VBAT2-pin and the VBAT-pin to move power dissipation outside the chip.

Calculation of the external power management resistor to locate the maximum power dissipation outside the SLIC is according to:

$$R_{PM} = \frac{|V_{Bat}| - 3}{I_{LProg}}$$

Metering Applications, TTX

It is very easy to use PBL 386 65/2 in metering applications; simply connect a suitable resistor (R_{TTX}) in series with a capacitor (C_{TTX}) between pin RSN and the metering source. Capacitor C_{TTX} decouples all DC-voltages that may be superimposed on the metering signal. Choose 1/ $(2\pi R_{\text{TTX}} C_{\text{TTX}}) \geq 5 \text{kHz}$ to suppress low frequency disturbances from the metering puls generator. The metering signal gain can be calculated from the equation:

$$G_{4-2TTX} = \frac{V_{TR}}{V_{TTX}} =$$

$$\frac{Z_{T}}{R_{TTX}} \cdot \frac{Z_{LTTX}}{\overline{Q_{RSN}}} \cdot G_{2-4S} \cdot (Z_{LTTX} + 2R_{F})$$

where:

 $V_{\mbox{\scriptsize TTX}}$ is the voltage of the signal at the metering generator,

 Z_{LTTX} is the line impedance seen by the 12 or 16 kHz metering signal,

 $\begin{array}{ll} G_{2\text{-}4S} & \text{is the transmit gain through the SLIC,} \\ & \text{i e -0.5. (Phase shift 180}^\circ) \end{array}$

In metering applications with resistive line feeding characteristic and very strict requirements (as mentioned earlier in chapter "AOV in resistive loop feed region"), the metering signal level should not exceed 2.2 V_{RMS}^{16} , since a reduction of the line current will generate a transversal, and sometimes audible, signal (which is not the case in the constant current region).

Silent Polarity Reversal

The reversal time is set by a capacitor, C_{sprv} , between the pin SPR and AGND. The reversal has a setup time and reversal time see figure 12.

The setup time is different in Active- to Reversal-state and Reversal- to Active state but the silent polarity reversal time is the same Active- to Reversal-state and Reversal- to Active state. To calculate the silent polarity reversal time use following formula:

$$t_r = C_{SPR} \cdot 9500$$






Figure 13. Single-channel subscriber line interface with PBL 386 65/2 and combination CODEC/filter

Active- to Reversal-state and Reversalto Active state and the setup time use following formulas.

$$\begin{array}{l} \text{Active} \rightarrow \text{Reversal:} \\ t_{\text{Act} \rightarrow \text{Rev}} = C_{\text{SPR}} \cdot 17500 \end{array}$$

 $\begin{aligned} & \text{Reversal} \rightarrow \text{Active:} \\ & t_{\text{Rev} \rightarrow \text{Act} =} C_{\text{SPR}} \cdot 15500 \end{aligned}$

The time is measured between 10% and 90% of the line voltage. The reversal time is independent of line load and line current.

Analog Temperature Guard

The widely varying environmental conditions in which SLICs operate may lead to the chip temperature limitations being exceeded. The PBL 386 65/2 SLIC reduces the dc line current and the longitudinal current limit when the chip temperature reaches approximately 145°C and increases it again automatically when the temperature drops.

The detector output, DET, is forced to a logic low level when the temperature guard is active.

Loop Monitoring Functions

The loop current, ground key and ring trip detectors report their status through a common output, DET. The status of the detector pin, DET, is selected via the three bit control interface C1, C2 and C3. Please refer to section Control Inputs for a description of the control interface.

Loop Current Detector

The loop current detector indicates that the telephone is off hook and that DC current is flowing in the loop by putting the output pin






Figure 14. Line voltage Measurement

DET, to a logic low level when selected. The loop current detector threshold value, I_{LTh} , where the loop current detector changes state, is programmable with the R_{LD} resistor. R_{LD} connects between pin PLD and ground and is calculated according to:

$$R_{LD} = \frac{500}{I_{LTh}}$$

The current detector is internally filtered and is not influenced by the ac signal at the two wire side.

Ground Key Detector

The ground key detector indicates when the ground key is pressed (active) by putting the output pin DET to a logic high level when selected. The ground key detector circuit senses the difference between TIPX and RINGX currents. The detector is triggered when the difference exceeds the current threshold.

Ring Trip Detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR. The ringing source can be balanced or unbalanced e g superimposed on the battery voltage or ground. The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no dc current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay is energized, dc current flows and the comparator input voltage reverses polarity.

Figure 13 gives an example of a ring trip detection network. This network is applicable, when the ring voltage superimposed on the battery voltage is injected on the ring lead of the two-wire port. The dc voltage across sense resistor R_{RT} is monitored by the ring trip comparator input DT and DR via the filter network R_1 , R_2 , R_3 , R_4 , C_1 and C2. DT is more positive than DR, with the line on-hook (no dc current). The DET output will report logic level high, i.e. the detector is not tripped. When the line goes off-hook, while ringing, a dc current will flow through the loop including sense resistor R_{PT} and will cause the input DT to become more negative than input DR. This changes the output on the DET pin to logic level low, i.e. tripped detector condition. The system controller (or line card processor) responds by de-energizing the ring relay via the SLIC, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminals DT and DR is not necessary. A toggling DET output can be exam-

ined by a software routine to determine the duty cycle. Off-hook condition is indicated when the DET output is at logic level low for more than half the time.

Line Voltage Detector

The line voltage is presented on the detector output as a pulse train (see figure 15) with a frequency inversely proportional to the voltage according to the equation:

freq =
$$\frac{10^6}{|V_{TR}| + 1}$$
 [Hz]

The line voltage measurement will be started when entering this state from any other state.

Detector Output (DET)

The PBL 386 65/2 SLIC incorporates a detector output driver designed as open collector (npn) with a current sinking capability of min 3 mA, and a 5 k Ω pull-up resistor. The emitter of the drive transistor is connected to AGND. A LED can be connected in series with a resistor (\approx 1 k Ω) at the DET output to visualize, for example loop status.

Relay driver

The PBL 386 65/2 SLIC incorporates a ring relay driver designed as open collector (npn) with a current sinking capability of 50 mA. The emitter of the drive transistor is connected to BGND. The relay driver has an internal zener diode clamp to protect the SLIC from inductive kick-back voltages. No external clamp is needed.

Control Inputs

The PBL 386 65/2 SLIC has three digital control inputs, C1, C2 and C3.

A decoder in the SLIC interprets the control input condition and sets up the commanded operating state.

C1 to C3 are internal pull-up inputs.

Open Circuit State

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum and no detectors are active.






Figure 15. Battery feed characteristics (without the protection resistors on the line).

Ringing State

In the ringing state the SLIC will behave as in the active state with the exception that the ring relay driver and the ring trip detector are activated. The ring trip detector will indicate off hook with a logic low level at the detector output.

Active State

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. The loop current or the ground key detector is activated. The loop current detector indicates off hook with a logic low level and the ground key detector indicates active ground key with a logic high level present at the detector output.

Active Line Voltage State

In PBL 386 65/2 a line voltage measurement feature is available in the active state. A frequency inversely proportional to the line voltage is presented on the detector output (see chapter "Line Voltage Detector"). The data can be used in a variety of ways, for example to set transmission parameters in a programmable CODEC, inline testing where short circuits on the line can be detected and to control the metering signal amplitude. In the active line voltage state the SLIC will be as in the active state except for the detector.



Active Polarity Reversal State

TIPX and RINGX polarity is reversed compared to the Active State: RINGX is the terminal closest to ground and sources loop current while TIPX is the more negative terminal and sinks current. The loop current or the ground key detector is activated. The loop current detector will indicate off hook with a logic low level and the ground key detector will indicate active ground key with a logic high level present at the detector output.

Tip Open State

The Tip Open State is used for ground start signaling.

In this state the SLIC presents a high impedance on the TIPX pin and the programmed dc characteristic on the RINGX pin, without the longitudinal current compensation.

The loop current detector is active (refer to the datasheet for information on the detector threshold level).

Overvoltage Protection

PBL 386 65/2 must be protected against overvoltages on the telephone line. The overvoltages could be caused for instance by lightning, ac power contact and induction. Refer to Maximum Ratings, TIPX and RINGX terminals, for maximum continuous and transient voltages.

Secondary Protection

The circuit shown in figure 13 utilizes series resistors together with a programmable overvoltage protector (e g Power Innovations TISP PBL2), serving as a secondary protection.

The TISP PBL2 is a dual forward-conducting buffered p-gate overvoltage protector. The protector gate references the protection (clamping) voltage to negative supply voltage (i.e. the battery voltage, $V_{\rm B}$). As the protection voltage will track the negative supply voltage the overvoltage stress on the SLIC is minimized.

Positive overvoltages are clamped to ground by a diode. Negative overvoltages are initially clamped close to the SLIC negative supply rail voltage and the protector will crowbar into a low voltage on-state condition, by firing an internal thyristor.

A gate decoupling capacitor, $C_{\rm GG}$, is needed to carry enough charge to supply a high enough current to quickly turn on the thyristor in the protector. $C_{\rm GG}$ should be placed close to the overvoltage protection device. Without the capacitor even the low inductance in the track to the $V_{\rm B}$ supply will limit the current and delay the activation of the thyristor clamp.

The fuse resistors R_{F} serve the dual purposes of being non- destructive energy dissipators, when transients are clamped and of being fuses, when the line is exposed to a power cross. If a PTC is chosen for R_{F} , note that it is important to always use the PTC's in series with resistors not sensitive to temperature, as the PTC will act as a capacitance for fast transients and therefore will not protect the TISP.

Power-up Sequence

No special power-up sequence is necessary except that ground has to be present before all other power supply voltages.

The digital inputs C1 to C3 are internal pull-up terminals.

Printed Circuit Board Layout

Care in Printed Circuit Board (PCB) layout is essential for proper function;

The components connecting to the RSN input should be placed in close proximity to that pin, such that no interference is injected into the RSN pin. Ground plane surrounding the RSN pin is advisable.

Analog ground (AGND) should be connected to battery ground (BGND) on the PCB in one point.

 $R_{\rm LC}$ and $R_{\rm REF}$ should be connected to AGND with short leads. Pin LP, pin PSG and pin AOV are sensitive to leakage currents. Pin AOV should be surrounded by a guardring connected to AGND.

 R_{SG} and C_{LP} connections to VBAT should be short and very close to each other.

 $C_{\mbox{\tiny B}}$ and $C_{\mbox{\tiny B2}}$ must be connected with short wide leads.

Notes

Note 11.

3.1 V_{Peak} if AOV-pin is left open and 0.6 V_{Peak} if AOV-pin is connected to AGND.

Note 12.

 R_{Feed} lower than $2x50\Omega$ will reduce noise and PSRR performance in resistive loop region (reference D in figure 15). Better PSRR performance can be achieved by increasing C_{LP} and $C_{\text{HP}}.$

Note 13.

If the momentary value of the current in TIPX-pin or RINGX-pin exceeds 85mA harmonic distortion specification can be derated.

Note 14.

The accurate equation for $R_{\text{LC}}\,$ is:

$$R_{LC} = \frac{500}{I_{LProg}} - \frac{10.4 \cdot In (I_{LProg} \cdot 32)}{I_{LProg}}$$

Note 15.

6.0V when AOV-pin is not connected, 3.9V when AOV-pin is connected to AGND.

Note 16.

 $2.2V_{\text{RMS}}$ if AOV-pin is left open and $0.4V_{\text{RMS}}$ if AOV-pin is connected to AGND.

Note 17.

6.8V when AOV-pin is left open, 4.2V when AOV-pin is connected to AGND.



Ordering Information

Package	Temp. Range	Part No.
28pin PLCC Tube	-40° - +85° C	PBL 386 65/2QNS
28pin PLCC Tape & Reel	-40° - +85° C	PBL 386 65/2QNT
28pin SSOP Tape & Reel	-40° - +85° C	PBL 386 65/2SHT

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Microelectronics AB. These products are sold only according to Ericsson Microelectronics general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice.

1522-PBL 386 65/2 Uen Rev. F © Ericsson Microelectronics AB, 2000

This product is an original Ericsson product protected by US, European and other patents.



Ericsson Microelectronics AB SE-164 81 Kista, Sweden Telephone: +46 8 757 50 00 This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.