

Spec. No. : C540F3 Issued Date : 2007.07.04


Revised Date : Page No. : 1/5

3A Low Dropout Positive Voltage Regulator

PL1085-XXXF3

Features

- Dropout Voltage 1.4V at 3A Output Current.
- Fast Transient Response.
- Extremely Tight Line and Load Regulation.
- Built-in Thermal Shutdown Protection.
- Adjustable Output Voltage or Fixed 1.5V, 1.8V, 2.5V, 3.3V, 5.0V.
- Output Current Limiting.




Description

The PL1085-XXXF3 is a low dropout three terminal regulator with 3A output current capability. The output voltage is adjustable with the use of a resistor divider or fixed 1.5V, 1.8V, 2.5V, 3.3V and 5.0V. Dropout voltage is guaranteed to be at maximum of 1.4V with the maximum output current. Its low dropout voltage and fast transient response make it ideal for low voltage microprocessor applications. Current limit and thermal protection provide protection against any overload condition that would create excessive junction temperatures.


Applications

- Mother Board I/O Power Supplies.
- Microprocessor Power Supplies.
- High Current Regulator.
- Post Regulator for Switching Supply.

Typical Application Circuit



Adjustable Voltage Regulator



Fixed Voltage Regulator

 $V_{REF}=V_{OUT}-V_{ADJ}=1.25V(typ)$

 $V_{OUT}=V_{REF}(1+R_1/R_2)+I_{ADJ}\times R_2$

Iadj= $55\mu A(typ.)$

- (1)C1 needed if device is far away from filter capacitors.
- (2)C2 required for stability.



Spec. No. : C540F3 Issued Date : 2007.07.04

Revised Date : Page No. : 2/5

Ordering Information

Device	Output Voltage	Device	Output Voltage	
PL1085-AdjF3	Adjustable	PL1085-2.5F3	2.5V	
PL1085-1.5F3	1.5V	PL1085-3.3F3	3.3V	
PL1085-1.8F3	1.8V	PL1085-5.0F3	5.0V	

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
Vin	DC supply voltage	-0.3 to +12	V
PD	Power Dissipation	Internally Limited	
Tstg	Storage Temperature	-65 ∼ +150	$^{\circ}$ C
Topr	Operation Junction Temperature	0~+150	$^{\circ}$ C

$\textbf{Electrical Characteristics} \hspace{0.2cm} \text{(Io=10mA,Tj=25\,^{\circ}C,unless otherwise noted)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VREF	Reference Voltage	PL1085-Adj, Vin-Vout=1.5V	1.225	1.250	1.275	V
Vo	Output Voltage	PL1085-1.5, 3.0V\(\secondsymbol{V}\)in\(\secondsymbol{12V}\) PL1085-1.8, 3.3V\(\secondsymbol{V}\)in\(\secondsymbol{12V}\) PL1085-2.5, 4.0V\(\secondsymbol{V}\)in\(\secondsymbol{12V}\) PL1085-3.3, 4.8V\(\secondsymbol{V}\)in\(\secondsymbol{12V}\) PL1085-5.0, 6.5V\(\secondsymbol{V}\)in\(\secondsymbol{12V}\)	1.470 1.764 2.450 3.235 4.900	1.500 1.800 2.500 3.300 5.000	1.530 1.836 2.550 3.365 5.100	V
ΔVο	Line Regulation	Adj: 2.65V≤Vin≤12V Fixed: 1.5+Vout≤Vin≤12V	_	-	0.2	%
		PL1085-Adj,Vin=3.3V, 0≤Io≤3A (Note 1, 2)	-	-	1	%
		PL1085-1.5, Vin=3.0V, 0\le Io\le 3A(Note 1, 2)	-	12	15	mV
ΔVο	Load Regulation	PL1085-1.8, Vin=3.3V, 0\(\frac{1}{2}\)IO\(\frac{2}{3}\)A(Note 1, 2)	-	15	18	mV
Δνο		PL1085-2.5, Vin=4.0V, 0\le Io\le 3A(Note 1, 2)	-	20	25	mV
		PL1085-3.3, Vin=5.0V, 0\le Io\le 3A(Note 1, 2)	-	26	33	mV
		PL1085-5.0, Vin=8.0V, 0\le Io\le 3A(Note 1, 2)	-	40	50	mV
Is	Current Limit	Vin-Vout=5V	3.1	-	-	A
IAdj	Adjust Pin Current	Adjustable model, Vin=12V, Iout=10mA	-	55	100	μ A
IQ	Quiescent Current	Fixed model, Vin=12V, Io=0mA	-	-	12	mA
Ts	Temperature Stability	I ₀ =10mA, 0°C≤Tj≤125°C	-	0.5	-	%
I_L	Minimum Load Current	Adjustable model, Vin=5V	-	5	10	mA
	Thermal Regulation	$T_A=25^{\circ}C$, 30ms pulse	-	0.008	0.04	%/W
RR	Ripple Rejection Ratio	VIN-VOUT=3V, IO=3A, f=120Hz, COUT=25μF, tantalum		70	-	dB
VD	Dropout Voltage	Io=3A(ΔVout=1%Vout)		1.3	1.4	V
Rth, j-a	Thermal Resistance, Junction to Ambient	No heat sink, no air flow	-	91	-	°C/W
Rth, j-c	Thermal Resistance, Junction to Case	Control Circuitry/Power Transistor	-	10	-	°C/W




Spec. No. : C540F3 Issued Date : 2007.07.04

Revised Date : Page No. : 3/5

Note: 1.See thermal regulation specifications for changes in output voltage due to heating effects. Line and load regulation are measured at a constant junction temperature by low duty cycle pulse testing. Load regulation is measured at the output lead 1/18" from the package.

2. Line and load regulation are guaranteed up to the maximum power dissipation of 15W. Power dissipation is determined by the difference in input and output and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range.

Block Diagram



Functional Description

Introduction

The PL1085 adjustable or fixed-mode Low Dropout(LDO) regulator is a 3 terminal device which can easily be programmed by internal mask change to any voltage within the range of 1.25V to Vin-1.4V. The PL1085 only needs 1.4V differential between Vin and Vout to maintain output regulation. In addition, the output voltage tolerances are also extremely tight and they include the transient response as part of the specification. For example, Intel VRE specification calls for a total of $\pm 100 \text{mV}$ including initial tolerance, load regulation and 0 to 3A load step. The PL1085 is specifically designed to meet the fast current transient needs as well as providing an accurate initial voltage, reducing the overall system cost with the need for fewer output capacitors.

Load Regulation

Since the PL1085 is only a 3 terminal device, it is not possible to provide true remote sensing of output voltage at the load. But it can supply good load regulation by internal feedback bypass the external loss such as adjustable mode.

Stability

The PL1085 requires the use of an output capacitor as part of the frequency compensation in order to make the regulator stable. For most applications, a minimum of $10\mu F$ aluminum electrolytic capacitor insures both stability and good transient response.

Thermal Design

The PL1085 incorporates an internal shutdown that protects the device when the junction temperature exceeds the maximum allowable junction temperature. Although this device can operate with junction temperatures in the range of 150°C, it is recommended that the selected heat sink be chosen such that during maximum continuous load operation, the junction temperature is kept below the temperature.

Layout Consideration


The output capacitors must be located as close to the Vout terminal of the device as possible. It is recommended to use a section of a layer of the PC board as a plane to connect the Vout pin to the output capacitors to prevent any high frequency oscillation that may result due to excess trace inductance.





Spec. No. : C540F3 Issued Date : 2007.07.04


Revised Date: Page No.: 4/5


Characteristic Curves

















Spec. No. : C540F3 Issued Date : 2007.07.04

Revised Date: Page No.: 5/5

TO-263 Dimension



*:Typical

. Typiodi									
DIM	Inches		Millim	Millimeters		Inches		Millimeters	
	Min.	Max.	Min.	Max.	DIM	Min.	Max.	Min.	Max.
Α	0.3800	0.4050	9.65	10.29	I	0.0500	0.0700	1.27	1.78
В	0.3300	0.3700	8.38	9.40	J	-	*0.1000	-	*2.54
С	-	0.0550	-	1.40	K	0.0450	0.0550	1.14	1.40
D	0.5750	0.6250	14.61	15.88	L	0.0200	0.0390	0.51	0.99
Е	0.1600	0.1900	4.06	4.83	α1	-	-	6°	8°
F	0.0450	0.0550	1.14	1.40	α2	-	-	6°	8°
G	0.0900	0.1100	2.29	2.79	α3	-	-	0°	5°
Н	0.0180	0.0290	0.46	0.74					

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

• Lead : 42 Alloy ; solder plating

• Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.