Features

- Compatible with all I²C bidirectional data transfer protocol
- Memory array:
 - 64 Kbits (8 Kbytes) of EEPROM
 - Page size: 32 bytes
- Single supply voltage and high speed:
 - 1 MHz (1.7V)
- Random and sequential Read modes
- Write:
 - Byte Write within 3 ms

- Page Write within 3 ms
- Partial Page Writes Allowed
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Enhanced ESD/Latch-up protection
 - HBM 8000V
- WLCSP4 packages

Description

- The BL24C64A provides 65536 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 8192 words of 8 bits each.
- The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential.

Pin Configuration

WLCSP4 1 2 A Vcc Vss B SCL SDA Marking side (top view)

Pin Descriptions

0113			
Pin	Pin Name	Туре	Functions
A1	Vcc	Р	Power Supply
A2	Vss	Р	Ground
B1	SCL	I	Serial Clock Input
B2	SDA	I/O	Serial Data

Table 1



Block Diagram




Figure 1

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.



Functional Description

1. Memory Organization

BL24C64A, 64K SERIAL EEPROM: Internally organized with 256 pages of 32 bytes each, the 64K requires a 13-bit data word address for random word addressing.

2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see **Figure 2**). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The BL24C64A features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

ILLEGAL INSTRUCTION: The EEPROM maybe sends a "0" to acknowledge that it has received any one of the following two instruction as write/read instructions.

- 1.Device address=1011 0000b.
- 2.Device address=1011 0001b

If device address=1011 0001b, next step needs 9 cycles Clock to stop the instruction.



Figure 2. Data Validity




Figure 3. Start and Stop Definition





Figure 4. Output Acknowledge





3. Device Addressing

The 64K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see **Figure 5**)

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The four most significant bits of the slave address are fixed (1010).

The next three bits are default to 0.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

Figure 5. Device Address

MSB							LSB
1	0	1	0	0	0	0	R/W

4. Write Operations

BYTE WRITE: A write operation requires two 8-bit data word address, as **Figure 6**, following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 7**).

PAGE WRITE: The Page Write mode allows up to 32 bytes to be written in a single Write cycle. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see **Figure 8**).

The data word address lower five bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

Figure 6. Data Word Address

0	0	0	B12	B11	B10	В9	B8
B7	В6	B5	B4	В3	B2	B1	В0

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.



5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 9**).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 10**)

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 11**).

Figure 7. Byte Write




Figure 8. Page Write






Figure 9. Current Address Read




Figure 10. Random Read





Figure 11. Sequential Read





Electrical Characteristics

Absolute Maximum Stress Ratings:

	DC Supply Voltage0.3V to +6.5V
•	Input / Output Voltage
•	Operating Ambient Temperature
•	Storage Temperature
•	Electrostatic pulse (Human Body model)

Note1. Compliant with JEDEC standard J-STD-020D (for small-body, Sn-Pb or Pb free assembly).

Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from: $TA = -40^{\circ}C$ to $+85^{\circ}C$, VCC = +1.7V to +5.5V (unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Supply Voltage	Vcc2	1.7	-	5.5	٧	@1MHz
Supply Current VCC=1.8V	Icc1	-	0.07	0.14	mA	READ at 400KHZ
Supply Current VCC=1.8V	Icc2	-	0.12	0.24	mA	WRITE at 400KHZ
Supply Current VCC=1.8V	I _{SB1}	-	0.03	0.5	μA	VIN=Vcc or Vss
Input Leakage Current	I _{L1}	-	0.10	1.0	μA	VIN=Vcc or Vss
Output Leakage Current	Іьо	-	0.05	1.0	μA	Vout=Vcc or Vss
Input Low Level	VIL1	-0.3	-	Vcc×0.3	V	Vcc=1.7V to 5.5V
Input High Level	V _{IH1}	Vcc×0.7	-	Vcc+0.3	V	Vcc=1.7V to 5.5V
Output Low Level VCC=1.7V	V _{OL1}	-	-	0.2	V	IoL=0.15mA
Output Low Level VCC=5.0V	V _{OL2}	-	-	0.4	V	IoL=3.0mA

Table 2

Pin Capacitance

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +1.7V

Parameter	Symbol	Min	Тур	Max	Unit	Condition
Input/Output Capacitance(SDA)	C _{I/O}	-	-	8	pF	Vio=0V
Input Capacitance(A0,A1,A2,SCL)	CIN	-	-	6	рF	V _{IN} =0V

Table3



AC Electrical Characteristics

Applicable over recommended operating range from $TA = -40^{\circ}C$ to $+85^{\circ}C$, VCC = +1.7V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Frequency,SCL	fscL	-	400	-	-	1000	-	kHz
Clock Pulse Width Low	tLow	1.3	-	-	0.5	-	-	μs
Clock Pulse Width High	t HIGH	0.6	-	-	0.26	-	-	μs
Noise Suppression Time	tı	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	t AA	-	-	0.9	-	-	0.45	μs
Time the bus must be free before a new transmission can start	tBUF	1.3	-	-	0.5	-	-	μs
Start Hold Time	thd:sta	0.6	-	-	0.25	-	-	μs
Start Setup Time	tsu:sta	0.6	-	-	0.25	-	-	μs
Data In Hold Time	thd:dat	0	-	-	0	-	-	μs
Data in Setup Time	tsu:dat	100	-	-	100	-	-	ns
Input Rise Time(1)	t R	-	-	0.3	-	-	0.12	μs
Input Fall Time(1)	tr	-	-	0.3	-	-	0.12	μs
Stop Setup Time	tsu:sto	0.6	-	-	0.25	-	-	μs
Data Out Hold Time	tон	50	-	-	50	-	-	ns
Write Cycle Time	tw R	-	1.9	3	-	1.9	3	ms
5.0V,25°C,Byte Mode(1)	Endurance	1M	-	-	1M	-	-	Write Cycle

Table 4

Notes:

1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions: RL (connects to VCC): 1.3 k

Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns


Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.




Bus Timing

Figure 12. SCL: Serial Clock, SDA: Serial Data I/O



Write Cycle Timing

Figure 13. SCL: Serial Clock, SDA: Serial Data I/O




Notes:

The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.



Package Information

WLCSP




Notes:

All wafer orientation notch down



Marking Diagram



1 PIN MARK


Y:The last digits of the year W:week code.

Υ	1	 3	4	5	 9	0
Year	2011	 2013	2014	2015	 2019	2020

W	А	 Υ	Z	а	 у	Z
Week	1	 25	26	27	 51	52



Ordering Information



Device	Package	Shipping (Qty/Packing)
BL24C64A	WLCSP-4, 0.688*0.758 (Pb-Free/Halogen Free)	5000/Tape &Reel



Revision History

Version 1.0 BL24C64A-CS-R	
nitial version	
Version 1.1 BL24C64A-CS-R	
add marking diagram Jpdate ordering information	
Version 1.2 BL24C64A-CS-R	7/21/2017
Update DC electrical characteristics information Modify the format	
Version 1.21 BL24C64A-CS-R	7/26/2017
Jpdate ordering information	
Version 1.22 BL24C64A-CS-R	7/26/2017
Jpdate Figure 6. Byte Write	
Version 1.23 BL24C64A-CS-R	2/27/2018
Update the AC characteristics	
Version 1.23 BL24C64A-CS-R	3/13/2018
Jpdate the AC characteristics Jpdate the absolute maximum stress ratings note1.	
Version 1.24 BL24C64A-CS	11/13/2018
Modify Text and Structure of documents Update the DC characteristics, support 1MHz clock at VCC=1.7V-5.5V Update Ordering Information	