


### General Description

The SY8600 is a high efficiency PMIC with 5-channel synchronous Buck converters and 2-channel LDOs. It is a single chip total power solution for SSD system.

The output voltage of channel3 and channel4 are controlled by the processor using the I<sup>2</sup>C interface. It therefore supports DVS (dynamic voltage scaling) function. The SY8600 can generate an open-drain reset output for the processor with certain delay time.

The SY8600 operates over a wide input voltage range from 2.8V to 5.5V. It is available in CSP3.23×3.23-52 package.

### Ordering Information



Ordering Number	Package type	Note
SY8600PZC	CSP3.23×3.23-52	----

### Features

- 2.8V to 5.5V Input Voltage Range
- Channel 1 Synchronous Buck:
  - Low R<sub>DS(ON)</sub> for Internal Switches (PFET/NFET): 150/150mΩ
  - 0.6A Maximum Output Current Capability
  - Default Output Voltage:

PORSEL	V <sub>OUT1</sub>
0	Bypass
1	3.3V
- Channel 2 LDO1:
  - 0.3A Output Current Capability
  - Default Output Voltage V<sub>OUT2</sub>=1.8V
- Channel 3 Synchronous Buck:
  - Low R<sub>DS(ON)</sub> for Internal Switches (PFET/NFET): 45/20mΩ
  - 3.0A Maximum Output Current Capability
  - Default Output Voltage V<sub>OUT3</sub>=0.91V
  - 0.7V to 1.1V Programmable, 10mV Step
- Channel 4 Synchronous Buck:
  - Low R<sub>DS(ON)</sub> for Internal Switches (PFET/NFET): 35/45mΩ
  - 4.0A Maximum Output Current Capability
  - 2.7V to 3.6V Programmable, 100mV Step
  - Default Output Voltage:

PORSEL	VSEL4	V <sub>OUT4</sub>
0	0	2.8V
0	1	Bypass
1	0	2.8V
1	1	3.3V

- Channel 5 Synchronous Buck:
  - Low R<sub>DS(ON)</sub> for Internal Switches (PFET/NFET): 60/40mΩ
  - 2.0A Output Current Capability
  - Default Output Voltage:

VSEL5	V <sub>OUT5</sub>
0	1.8V
1	1.2V

- Channel 6 LDO2:
  - 0.3A Output Current Capability
  - Default Output Voltage V<sub>OUT6</sub>=1.8V/2.5V

VSEL6	V <sub>OUT6</sub>
0	1.8V
1	2.5V

- Channel 7 Synchronous Buck:
  - Low R<sub>DS(ON)</sub> for Internal Switches (PFET/NFET): 60/40mΩ
  - 2.0A Output Current Capability
  - Default Output Voltage V<sub>OUT7</sub>=1.2V/1.35V/1.5V

CH7	VSEL7	V <sub>OUT7</sub>
	0	1.2V
	Floating	1.35V
	1	1.5V

- Reset Input/Output Function
- 2.0MHz Switching Frequency for Buck Converters
- Auto PWM/PFM Mode or Forced PWM Mode Controlled by I<sup>2</sup>C Interface
- I<sup>2</sup>C Interface Up to 3.4MHz
- Output Voltage Level of CH3/CH4 Controlled by I<sup>2</sup>C Interface with DVS Function
- 2 Kinds of Power On Reset Detection Voltage Level Selected by PORSEL Pin
- Dedicated Sleep Mode Controlled by GPIO1/GPIO2, PMRST
- Reliable Protections:
  - Over Voltage Protection (OVP)
  - Over Current Protection (OCP)
  - Short Circuit Protection (SCP)
  - Over Temperature Protection (OTP)
- Compact Package: CSP3.23×3.23-52

### Applications

- SSD Power System

**Typical Application**





Figure1. Schematic Diagram

**Pinout (Top View)**


(CSP3.23×3.23-52)

Top Mark: **BWB xyz** (Device code: BWB, x=year code, y=week code, z=lot number code)

Pin Name	Pin Number	Pin Description
LDO1OUT	A1	CH2 LDO1 power output pin. Decouple this pin to GND with at least a 4.7 μF MLCC capacitor.
OUT1	A2	Output feedback pin of Buck1. Connect this pin to VOUT1 to regulate the output voltage.
PVIN1	A3	Power input pin of Buck1. Decouple this pin to PGND1 with a 10 μF MLCC capacitor.
LX1	A4	Switching node pin for Buck1. Connect this pin to the switching node of the inductor.
PGND1	A5	Power ground pin of Buck1.
OUT7	B3	Output feedback pin of Buck7. Connect this pin to VOUT7 to regulate the output voltage.
PVIN7	B1, B2	Power input pin of Buck7. Decouple this pin to PGND7 with a 10 μF MLCC capacitor.
LX7	C1, C2	Switching node pin for Buck7. Connect this pin to the switching node of the inductor.
PGND7	D1, D2	Power ground pin of Buck7.
PGND5	E1, E2	Power ground pin of Buck5.
LX5	F1, F2	Switching node pin for Buck5. Connect this pin to the switching node of the inductor.
PVIN5	G1, G2	Power input pin of Buck5. Decouple this pin to PGND5 with a 10 μF MLCC capacitor.
OUT5	G3	Feedback pin of Buck5. Connect this pin to VOUT5 to regulate the output voltage.
LDO2OUT	H1	LDO2 power output pin. Decouple this pin to GND with at least a 4.7 μF MLCC capacitor.
LDO2IN	H2	LDO2 power input pin. Decouple this pin to GND with at least a 2.2 μF MLCC capacitor.
VSEL6	H3	Channel6 LDO2 default output voltage selection pin.
PORSEL	H4	POR threshold selection pin.
VSEL5	E4	Channel5 default output voltage selection pin.

OUT4	G4	Feedback pin of Buck4. Connect this pin to VOUT4 to regulate the output voltage.
PGND4	G5,H5	Power ground pin of Buck4.
LX4	G6,G7,H6	Switching node pin for Buck4. Connect this pin to the switching node of the inductor.
PVIN4	H7,G8,H8	Power input pin of Buck4. Decouple this pin to PGND4 with a 10 $\mu$ F MLCC capacitor.
SDA	F7	Data line for the I <sup>2</sup> C interface. Open drain.
SCL	E7	Clock input for the I <sup>2</sup> C interface. Open drain input.
LDO	E8	Internal LDO output pin, decouple this pin to PGND with a 1 $\mu$ F MLCC capacitor.
PMRST	F8	PMIC reset input pin. All of the channels will go back to previous value before when PMRST falling edge is detected. Internally, a 2M $\Omega$ resistor is integrated to pull low this pin when it is not adopted.
SGND	D4,D5	Signal power ground pin.
VSEL4	E5	Channel4 default output voltage selection pin.
GPIO1	C7	Dedicated Sleep mode control pin1.
GPIO2	D7	Dedicated Sleep mode control pin2.
SVIN	D8	Signal power supply input pin. Decouple this pin to GND with at least a 1 $\mu$ F MLCC capacitor.
OUT3	C8	Output feedback pin of Buck3. Connect this pin to VOUT3 to regulate the output voltage.
PVIN3	A8,B8	Power input pin of Buck3. Decouple this pin to PGND3 with a 10 $\mu$ F MLCC capacitor.
LX3	A7,B7	Switching node pin for Buck3. Connect this pin to the switching node of the inductor.
PGND3	A6,B6	Power ground pin of Buck3.
RSTO	B5	Reset output pin.
VSEL7	B4	Channel7 default output voltage selection pin.

## Absolute Maximum Ratings (Note 1)

All Pins	-0.3V to 6.0V
Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25 °C CSP3.23×3.23-52	5W
Package Thermal Resistance (Note 2)	
$\theta_{JA}$ , CSP3.23×3.23-52	24W/°C
$\theta_{JC}$ , CSP3.23×3.23-52	1W/°C
Junction Temperature Range	150 °C
Lead Temperature (Soldering, 10 sec.)	260 °C
Storage Temperature Range	-55 °C to 150 °C

## Recommended Operating Conditions (Note 3)

Supply Input Voltage	2.8V to 5.5V
Junction Temperature Range	-40 °C to 125 °C
Ambient Temperature Range	-40 °C to 85 °C

## Electrical Characteristics

( $V_{IN}=5V$ ,  $T_A = 25\text{ }^\circ\text{C}$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	$V_{IN}$		2.8		5.5	V
Input Voltage UVLO Threshold	$V_{UVLO,FALLING}$	PORSEL=0 $V_{IN}$ falling	2.561	2.6	2.639	V
		PORSEL=1 $V_{IN}$ falling	3.546	3.6	3.654	V
Input Voltage UVLO Hysteresis	$V_{UVLO,HYS}$	Hysteresis		100		mV
POR Threshold	$V_{POR,FALLING}$	PORSEL=0 $V_{IN}$ falling	2.561	2.6	2.639	V
		PORSEL=1 $V_{IN}$ falling	3.546	3.6	3.654	V
POR Hysteresis	$V_{POR,HYS}$	Hysteresis		100		mV
System Delay Time From UVLO	$t_{SYS}$			1		ms
Quiescent Current	$I_Q$	No load input current, $V_{IN}=3.3V$		140	170	$\mu\text{A}$
		No load input current, $V_{IN}=5.0V$		180	210	$\mu\text{A}$
<b>VSEL4,VSEL5, VSEL6, VSEL7, PORSEL, PMRST, GPIO1, GPIO2</b>						
Logic Level High	$V_{HIGH}$		1.2			V
Logic Level Low	$V_{LOW}$				0.4	V
<b>Power-On Reset(POR)</b>						
POR Deglitch Delay		$V_{in}$ falling		2		$\mu\text{s}$
RSTO Output Low Resistance				10		$\Omega$
RSTO Delay Time from UVLO Threshold	$T_{POR,DEL}$	$V_{IN}=5V$	5.4	6	6.6	ms
<b>I<sup>2</sup>C COMPATIBLE I/O (SDA,SCL)</b>						
Maximum Operating Frequency	$f_{SCL}$		3.4			MHz
I <sup>2</sup> C Supply Voltage				1.8	5.5	V
SDA and SCL Pin Input Logic Thresholds	Logic low				0.5	V
	Logic high		1.2			V
<b>Channel 1 Synchronous Buck Converter</b>						
Output Voltage Default Value	$V_{OUT1,DEF}$	PORSEL=0		Bypass		
		PORSEL=1		3.3		V
Output Voltage Accuracy	$\Delta V_{OUT1}$	PWM mode operation	-1		+1	%
Switching Frequency	$F_{OSC1}$			2.0		MHz
Main PFET $R_{ON}$	$R_{DS(ON),P1}$			150		m $\Omega$
Synchronous NFET $R_{ON}$	$R_{DS(ON),N1}$			150		m $\Omega$
High Side FET Current Limit	$I_{LIM1_HS}$		1.0			A
Low Side FET Current Limit	$I_{LIM1_LS}$		0.6			A
Max Output DC Load Current	$I_{OUT1}$		0.6			A
Internal Softstart Time	$t_{SS1}$	$V_{OUT}$ rising from 10% to 90%		200		$\mu\text{s}$
Start-up Default Delay Time	$t_{DELAY1}$	After system delay		0		ms

Discharge Resistor	R <sub>DIS1</sub>			10		Ω
SCP Threshold	V <sub>SCP1</sub>	V <sub>SCP1</sub> <V <sub>OUT1</sub> ×30%		30		%
SCP Deglitch Time	t <sub>SCP1</sub>			10		μs
<b>Channel 2 LDO</b>						
Output Voltage Default Value	V <sub>LDO1OUT</sub>			1.8		V
Output Voltage Accuracy	V <sub>OUT2</sub>	I <sub>OUT2</sub> =10mA		-1	+1	%
Current Limit	I <sub>LIM2</sub>			0.35		A
Max Output DC Load Current	I <sub>OUT2</sub>			0.3		A
Dropout Voltage		I <sub>OUT2</sub> =0.3A			300	mV
Internal Softstart Time	t <sub>SS2</sub>	V <sub>OUT</sub> rising from 10% to 90%		200		μs
Start-up Default Delay Time	t <sub>DELAY2</sub>	After system delay		0.5		ms
Discharge Resistor	R <sub>DIS2</sub>			10		Ω
SCP Threshold	V <sub>SCP2</sub>	V <sub>SCP2</sub> <V <sub>OUT2</sub> ×60%		60		%
SCP Deglitch Time	t <sub>SCP2</sub>			100		μs
<b>Channel 3 Synchronous Buck Converter</b>						
Output Voltage Default Value	V <sub>OUT3,DEF</sub>			0.91		V
DVS Voltage Step	V <sub>OUT3,DVS,STEP</sub>	Controllable by I <sup>2</sup> C interface		10		mV
DVS Voltage Range	V <sub>OUT3,DVS</sub>	Controllable by I <sup>2</sup> C interface		0.7	1.1	mV
Output Voltage Accuracy	ΔV <sub>OUT3</sub>	PWM mode operation		-1	+1	%
Switching Frequency	F <sub>OSC3</sub>			2.0		MHz
Main PFET R <sub>ON</sub>	R <sub>DS(ON),P3</sub>			45		mΩ
Synchronous NFET R <sub>ON</sub>	R <sub>DS(ON),N3</sub>			20		mΩ
High Side FET Current Limit	I <sub>LIM3_HS</sub>			4.0		A
Low Side FET Current Limit	I <sub>LIM3_LS</sub>			3.0		A
Max Output DC Load Current	I <sub>OUT3</sub>			3.0		A
Internal Softstart Time	t <sub>SS3</sub>	V <sub>OUT</sub> rising from 10% to 90%		200		μs
Start-up Default Delay Time	t <sub>DELAY3</sub>	After system delay		1		ms
Discharge Resistor	R <sub>DIS3</sub>			10		Ω
SCP Threshold	V <sub>SCP3</sub>	V <sub>SCP3</sub> <V <sub>OUT3</sub> ×30%		30		%
SCP Deglitch Time	t <sub>SCP3</sub>			10		μs
<b>Channel 4 Synchronous Buck Converter</b>						
Output Voltage Default Value	V <sub>OUT4,DEF</sub>	PORSEL=0	VSEL4=0		2.8	V
		PORSEL=0	VSEL4=1		Bypass	
		PORSEL=1	VSEL4=0		2.8	
		PORSEL=1	VSEL4=1		3.3	
DVS Voltage Step	V <sub>OUT4,DVS,STEP</sub>	Controllable by I <sup>2</sup> C interface		100		mV
DVS Voltage Range	V <sub>OUT4,DVS</sub>	Controllable by I <sup>2</sup> C interface		2.7	3.6	V
Output Voltage Accuracy	ΔV <sub>OUT4</sub>	PWM mode operation		-1	+1	%
Switching Frequency	F <sub>OSC4</sub>			2.0		MHz
Main PFET R <sub>ON</sub>	R <sub>DS(ON),P4</sub>			35		mΩ
Synchronous NFET R <sub>ON</sub>	R <sub>DS(ON),N4</sub>			45		mΩ
High Side FET Current Limit	I <sub>LIM4_HS</sub>			5.0		A

Low Side FET Current Limit	I <sub>LIM4_LS</sub>		4.0			A
Max Output DC Load Current	I <sub>OUT4</sub>		4.0			A
Internal Softstart Time	t <sub>SS4</sub>	V <sub>OUT</sub> rising from 10% to 90%		200		us
Start-up Default Delay Time	t <sub>DELAY4</sub>			1.5		ms
Discharge Resistor	R <sub>DIS4</sub>			10		Ω
SCP Threshold	V <sub>SCP41</sub>	V <sub>SCP4</sub> <V <sub>OUT4</sub> ×30%		30		%
SCP Deglitch Time	t <sub>SCP4</sub>			10		μs
<b>Channel 5 Synchronous Buck Converter</b>						
Output Voltage Default Value	V <sub>OUT5,DEF</sub>	VSEL5=0		1.8		V
		VSEL5=1		1.2		
Output Voltage Accuracy	ΔV <sub>OUT5</sub>	PWM mode operation	-1		+1	%
Switching Frequency	F <sub>OSC5</sub>			2.0		MHz
Main PFET R <sub>ON</sub>	R <sub>DS(ON),P5</sub>			60		mΩ
Synchronous NFET R <sub>ON</sub>	R <sub>DS(ON),N5</sub>			40		mΩ
High Side FET Current Limit	I <sub>LIM5_HS</sub>		3.0			A
Low Side FET Current Limit	I <sub>LIM5_LS</sub>		2.0			A
Max Output DC Load Current	I <sub>OUT5</sub>		2.0			A
Internal Softstart Time	t <sub>SS5</sub>	V <sub>OUT</sub> rising from 10% to 90%		200		μs
Start-up Default Delay Time	t <sub>DELAY5</sub>	After system delay		2		ms
Discharge Resistor	R <sub>DIS5</sub>			10		Ω
SCP Threshold	V <sub>SCP5</sub>	V <sub>SCP5</sub> <V <sub>OUT5</sub> ×30%		30		%
SCP Deglitch Time	t <sub>SCP5</sub>			10		μs
<b>Channel 6 LDO</b>						
LDO Input Voltage Range	V <sub>IN,LDO</sub>		2.8	3.3	5.5	V
Output Voltage Default Value	V <sub>OUT6,DEF</sub>	VSEL6=0		1.8		V
		VSEL6=1		2.5		
Output Voltage Accuracy	V <sub>OUT6</sub>	I <sub>OUT6</sub> =10mA	-1%		+1%	
Current Limit	I <sub>LIM6</sub>		0.35			A
Max Output DC Load Current	I <sub>OUT6</sub>		0.3			A
Dropout Voltage		I <sub>OUT6</sub> =0.3A			300	mV
Internal Softstart Time	t <sub>SS6</sub>	V <sub>OUT</sub> rising from 10% to 90%		200		μs
Start-up Default Delay Time	t <sub>DELAY6</sub>	After system delay		2.5		ms
Discharge Resistor	R <sub>DIS6</sub>			10		Ω
SCP Threshold	V <sub>SCP6</sub>	V <sub>SCP6</sub> <V <sub>OUT6</sub> ×60%		60		%
SCP Deglitch Time	t <sub>SCP6</sub>			100		μs
<b>Channel 7 Synchronous Buck Converter</b>						
Output Voltage Default Value	V <sub>OUT7,DEF</sub>	VSEL7=0		1.2		V
		VSEL7=floating		1.35		
		VSEL7=1		1.5		
Output Voltage Accuracy	ΔV <sub>OUT7</sub>	PWM mode operation	-1		+1	%
Switching Frequency	F <sub>OSC5</sub>			2.0		MHz
Main PFET R <sub>ON</sub>	R <sub>DS(ON),P7</sub>			60		mΩ
Synchronous NFET R <sub>ON</sub>	R <sub>DS(ON),N7</sub>			40		mΩ

High Side FET Current Limit	I <sub>LIM7_HS</sub>		3.0			A
Low Side FET Current Limit	I <sub>LIM7_LS</sub>		2.0			A
Max Output DC Load Current	I <sub>OUT7</sub>		2.0			A
Internal Softstart Time	t <sub>SS7</sub>	V <sub>OUT</sub> rising from 10% to 90%		200		μs
Start-up Default Delay Time	t <sub>DELAY7</sub>	After system delay		3		ms
Discharge Resistor	R <sub>DIS7</sub>			10		Ω
SCP Threshold	V <sub>SCP7</sub>	V <sub>SCP7</sub> < V <sub>OUT7</sub> × 30%		30		%
SCP Deglitch Time	t <sub>SCP7</sub>			10		μs
<b>Protection</b>						
Thermal Shutdown Threshold	T <sub>SD</sub>			155		°C
Thermal Shutdown Hysteresis				20		°C
External V <sub>IN</sub> OVP Protection Threshold		V <sub>IN</sub> rising, PORSEL=0	3.7	3.85	4	V
		V <sub>IN</sub> rising, PORSEL=1	5.75	6.0	6.25	
Input OVP Hysteresis		V <sub>IN</sub> falling		0.15		V
External V <sub>IN</sub> OVP Deglitch Time				5		μs

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at T<sub>A</sub> = 25 °C on a four-layer Silergy Evaluation Board.

**Note 3:** The device is not guaranteed to function outside its operating conditions.



## Description

### 1. Targeted Output Voltage

		Default Output Voltage(V)		Out Voltage Range(V)	DVS Step (mV)	R <sub>DS(ON)</sub> (mΩ)		I <sub>OUT</sub> MAX (A)	Power On Delay Time (ms)	SS Time (μs)	
						High Side	Low Side				
CH1	Buck	PORSEL=0	Bypass	Bypass	-	150	150	0.6	0	200	
		PORSEL=1	3.3V	-	-						
CH2	LDO	1.8		-	-	-	-	0.3	0.5	200	
CH3	Buck	0.91		0.7~1.1	10	45	20	3	1	200	
CH4	Buck	PORSEL	VSEL4	V <sub>OUT4</sub>	2.7~3.6	100	35	45	4	1.5	200
		0	0	2.8V							
		0	1	Bypass							
		1	0	2.8V							
		1	1	3.3V	2.7~3.6						
CH5	Buck	VSEL5	VSEL6	V <sub>OUT5</sub>	-	-	60	40	2	2	200
		0	X	1.8V							
		1	X	1.2V							
CH6	LDO	VSEL5	VSEL6	V <sub>OUT6</sub>	-	-	-	-	0.3	2.5	200
		X	0	1.8V							
		X	1	2.5V							
CH7	Buck	VSEL7	V <sub>OUT7</sub>	-	-	60	40	2	3.0	200	
		0	1.2V								
		Floating	1.35V								
		1	1.5V								

### 2. POR Threshold and RSTO Delay

POR threshold selection:


PORSEL pin is pulled low to select the default 2.6V threshold voltage for 3.3V input application;

PORSEL pin is pulled high to select the default 3.6V threshold voltage for 5.0V input application;

	Default Falling Detection Threshold
PORSEL=0	2.6V
PORSEL =1	3.6V

POR sequence:

When V<sub>IN</sub> exceeds the threshold voltage, RSTO will provide a high-level output signal after a fixed 6ms delay time t<sub>POR,DEL</sub>.



### 3. V<sub>IN</sub> Power-on / Power-off Sequence for DDR3/DDR3L(CH6 is Floating)




Figure2. V<sub>IN</sub> Power On/Off Sequence

1. In DDR3/DDR3L model, CH6 is not used, and the input pin LDO2IN is floating, then CH6 will be disabled internally after V<sub>IN</sub> power on.
2. When input voltage V<sub>IN</sub> exceeds input UVLO rising threshold, after system delay t<sub>sys</sub>=1ms, each channel will power on with fixed delay time t<sub>DELn</sub>.
3. When V<sub>in</sub> exceeds input UVLO threshold, RSTO will provide a high-level output signal after fixed delay time t<sub>POR,DEL</sub>=6ms.
4. The SY8600 could enter sleep mode to save power consumption, in sleep mode each channel can be turned off or keep alive and Ch3/Ch4 output voltage can be adjusted in sleep mode.
5. All channels would go back to previous value before sleep mode at same time when PMRST falling edge is detected.
6. Power off stage: All channels will be turned off immediately if external V<sub>IN</sub> is lower than UVLO falling threshold. The discharge resistor is turned on at power off stage if the corresponding discharge register bit is set to 1.

**4. V<sub>IN</sub> Power-on / Power-off Sequence for LPDDR3/DDR4:**




Figure3. V<sub>IN</sub> Power On/Off Sequence

1. When input voltage V<sub>IN</sub> exceeds input UVLO rising threshold, after system delay t<sub>sys</sub>=1ms, each channel will power on with fixed delay time T<sub>DEL</sub>.
2. When V<sub>IN</sub> exceeds input UVLO threshold, RSTO will provide a high-level output signal after fixed delay time t<sub>DEL,RSTO</sub>=6ms.
3. The SY8600 could enter sleep mode to save power consumption, in sleep mode each channel can be turned off or keep alive and Ch3/Ch4 output voltage can be adjusted in sleep mode.
4. All channels would go back to previous value before sleep mode at same time when PMRST falling edge is detected.
5. Power off stage: All channels will be turned off immediately if external V<sub>IN</sub> is lower than UVLO falling threshold. The discharge resistor is turned on at power off stage if the corresponding discharge register bit is set to 1.


**5. SLEEP Mode Controlled by GPIO1/GPIO2**

GPIO1 and GPIO2 can be used for making PMIC enter dedicated sleep mode as below: GPIO1 and GPIO2 are effective after RSTO are turned high level.

	GPIO1	GPIO2	Channel on/off state
Normal MODE	1	X	ON/OFF controlled by I <sup>2</sup> C
Low Power Mode1(PS3.5)	0	1	CH4/CH5 OFF, other channels ON, CH3: 0.91V-->0.75V
Low Power Mode2(PS4.0)	0	0	CH4/CH5/CH6/CH7 OFF, other channels ON, CH3: 0.91V -->0.75V


**Case 1: Low Power Mode1 (PS3.5)**

When GPIO2 keeps high level and GPIO1 is pulled low, PMIC enters Low Power Mode1(PS3.5), all channels keep ON and Ch3 output voltage changes to 0.75V.



### Case 2: Low Power Mode2 (PS4.0)

When GPIO1 and GPIO2 are pulled low at same time, PMIC will enter Low Power Mode2(PS4.0), CH4/CH5/CH6/CH7 are turned off and Ch3 output voltage changes to 0.75V. When GPIO1 and GPIO2 are pulled high at same time, PMIC exist sleep mode and CH4/CH5/CH6/CH7 are turned on at same time.



## 6. Default Output Voltage selection

CH1 output voltage selection:

	Default Output Voltage(V)		Output Voltage Range(V)	Note
	CH1	PORSEL=0	Bypass	Bypass
PORSEL=1		3.3	-	PORSEL=1, select 5V <sub>IN</sub> model system

CH4 output voltage selection:

CH4	Default Output Voltage(V)			Output Voltage Range(V)	DVS Step(mV)	Note
	PORSEL	VSEL4	V <sub>OUT4</sub>			
	0	0	2.8V	2.7V~3.6V	100mV	PORSEL=0, select 3.3V <sub>in</sub> model system
	0	1	Bypass	-	-	
	1	0	2.8V	2.7V~3.6V	100mV	PORSEL=1, select 5V <sub>in</sub> model system
	1	1	3.3V	2.7V~3.6V	100mV	

In CH4 Bypass mode, the inductor should be removed to avoid the voltage drop.

CH5 output voltage selection:

CH5	VSEL5	V <sub>OUT5</sub>
	0	1.8V
	1	1.2V

CH6 output voltage selection:

CH6	VSEL6	V <sub>OUT6</sub>
	0	1.8V
	1	2.5V

CH7 output voltage selection:

Connect VSEL7 pin to GND directly to set VSEL7=0 and set V<sub>OUT7</sub>=1.2V;

Connect VSEL7 pin to V<sub>IN</sub> directly to set VSEL7=1 and set V<sub>OUT7</sub>=1.5V;

Else leave VSEL7 pin floating to set VSEL7=floating and set V<sub>OUT7</sub>=1.35V.

CH7	VSEL7	V <sub>OUT7</sub>
	0	1.2V
	Floating	1.35V
	1	1.5V

## 7. Protection Function


### 7.1. Buck and LDO Under Voltage Protection and Hard Short Protection:

All of the buck channel and LDO work in hic-cup and auto retry mode in hard short protection mode.

LDO1, LDO2 will internally counter 200 $\mu$ s when hard short condition happens, if hard short condition lasts longer

than 200  $\mu$ s, the related channel will turn off for 3ms to avoid the thermal increase, and start again.

LDO1, LDO2 hard short condition will not affect other channels normal operation.



### 7.2. $V_{IN}$ Over Voltage Protection:

If input voltage exceeds the input OVP threshold 6.0V when PORSEL=1 or 3.85V when PORSEL=0, over voltage protection will be triggered and then all of the channels will be turned off. And if  $V_{IN}$  falls below the threshold, it could exit protection status and all channels start up again with pre-defined delay time.

### 7.3. Over Temperature Protection:

If the temperature of the junction exceeds 155  $^{\circ}C$ , SY8600 will turn off all of the channels. And when junction temp falls below the threshold, it could exit protection status and all channels start up again with pre-defined delay time.

PMIC protection table:

	Threshold	Action
DC/DC SCP	30%	Auto-retry
Input OVP	PORSEL=1, 6.0V	Whole chip turn off and recover when $V_{in}$ falls below OVP threshold.
	PORSEL=0, 3.85V	
Thermal Shut Down	155 degree	Whole chip turn off and recover when $V_{in}$ falls below OTP threshold.

## I<sup>2</sup>C Compatible Interface

The SY8600 features an I<sup>2</sup>C interface that allows the HOST processor to control the output voltage level of all channels to achieve the DVS function. The I<sup>2</sup>C interface supports clock speeds of up to 3.4MHz and uses standard I<sup>2</sup>C commands. The SY8600 always operates as a slave device, and is addressed using a 7-bit slave address followed by an 8<sup>th</sup> bit, which indicates whether the transaction is a read-operation or a write-operation.


The I<sup>2</sup>C address of the SY8600 consists of 8-bit data, and the LSB determines the read or write mode, and LSB=0 indicates Write mode and LSB=1 indicates Read mode.

The SY8600 Slave address is as below table:

Binary	Hex	Read/Write
0110 0000	0x60	Write
0110 0001	0x61	Read


**START and STOP Conditions:**

The SY8600 is controlled via an I<sup>2</sup>C compatible interface. The START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition. The I<sup>2</sup>C master always generates the START and STOP conditions.




**Data Validity:**

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.



**Acknowledge:**

Each address and data transmission uses 9-clock pulses. The ninth pulse is the acknowledge bit (ACK). After the START condition, the master sends 7-slave address bits and an R/W bit during the next 8-clock pulses. During the ninth clock pulse, the device that recognizes its own address holds the data line low to acknowledge. The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.




**Data Transactions:**

All transactions start with a control byte sent from the I<sup>2</sup>C master device. The control byte begins with a START condition, followed by 7-bits of slave address (0110000x) for the SY8600, this address can be changed if necessary) followed by the 8<sup>th</sup> bit, R/W bit. The R/W bit is 0 for a write or 1 for a read. If any slave devices on the I<sup>2</sup>C BUS recognize their address, they will acknowledge by pulling the SDA line low for the last clock cycle in the control byte. If no slaves exist at that address or are not ready to communicate, the data line will be 1, indicating a Not Acknowledge condition. Once the control byte is sent, and the SY8600 acknowledges it, the 2nd byte sent by the master must be a register address byte. The register address byte tells the SY8600 which register the master will write or read. Once the SY8600 receives a register address byte it will respond with an Acknowledge.

Write To A Register



Read From A Register



- S START
- A ACKNOWLEDGE
- DRIVEN BY THE MASTER
- P STOP
- N NO ACKNOWLEDGE
- DRIVEN BY THE SLAVE

## Register Map Summary:

Register Address	Register name	Default Description	Default Value (HEX)	Register Description
0x01	OUT3_SET	0.91V	0x15	Voltage setting for Buck Channel3
0x02	OUT4_SET	2.8V/3.3V	0x01 or 0x06	Voltage setting for Buck Channel4
0x03	Enable_REG	All channels ON	0x3F	Channel Enable/Disabled
0x04	Discharge_REG	Discharge ON	0x3F	Channel Discharge Enable/Disabled
0x05	Mode_REG	Auto PWM/PFM	0x1F	Auto PWM/PFM mode or forced PWM mode control
0x06	SLP_OUT3_SET	0.75V	0x05	Sleep mode Voltage setting for Buck Channel3
0x07	SLP_OUT4_SET	2.8V/3.3V	0x01 or 0x06	Sleep mode Voltage setting for Buck Channel4
0x08	SLP_Enable_REG	CH1/CH2/CH3 ON, other channels OFF.	0x07	Sleep mode Channel Enable/Disabled, and Sleep mode control.



## Register Settings:

### 1. Channel3 Output Voltage Setting Register (0x01)

This register set Channel3 output voltage.  $V_{OUT3\_DEFAULT}=0.91V$

Register Name	OUT3_REG			Output voltage setting register for channel 3			
Address				0x01			
Field	Bit	R/W	Default	Output voltage setting for OUT3. DVS from 0.7V to 1.1V in 10mV steps.			
VOUT3_SET	5:0	R/W	Default 0x15=0.91V	0x00=0.70V	0x01=0.71V	0x02=0.72V	0x03=0.73V
				0x04=0.74V	0x05=0.75V	0x06=0.76V	0x07=0.77V
				0x08=0.78V	0x09=0.79V	0x0A=0.80V	0x0B=0.81V
				0x0C=0.82V	0x0D=0.83V	0x0E=0.84V	0x0F=0.85V
				0x10=0.86V	0x11=0.87V	0x12=0.88V	0x13=0.89V
				0x14=0.90V	0x15=0.91V	0x16=0.92V	0x17=0.93V
				0x18=0.94V	0x19=0.95V	0x1A=0.96V	0x1B=0.97V
				0x1C=0.98V	0x1D=0.99V	0x1E=1.00V	0x1F=1.01V
				0x20=1.02V	0x21=1.03V	0x22=1.04V	0x23=1.05V
				0x24=1.06V	0x25=1.07V	0x26=1.08V	0x27=1.09V
				0x28=1.10V	0x29=1.10V	0x2A=1.10V	0x2B=1.10V
				0x2C=1.10V	0x2D=1.10V	0x2E=1.10V	0x2F=1.10V
Reserved	7:6	R/W	0	Reserved			

### 2. Channel4 Output Voltage Setting Register (0x02)

This register set Channel4 output voltage.  $V_{OUT4\_DEFAULT}=2.8V/3.30V$ , CH4 default output voltage and register value table is as below:

PORSEL	VSEL4	$V_{OUT4}$	Register default value
0	0	2.8V	0x01
0	1	Bypass	-
1	0	2.8V	0x01
1	1	3.3V	0x06

Register Name	OUT4_REG			Output voltage setting register for channel 4			
Address				0x02			
Field	Bit	R/W	Default	Output voltage setting for OUT4. DVS from 2.7V to 3.6V in 100mV steps.			

VOUT4_SET	3:0	R/W	Default	0x00=2.70V	0x01=2.80V	0x02=2.90V	0x03=3.00V
			0x01=2.8V	0x04=3.10V	0x05=3.20V	0x06=3.30V	0x07=3.40V
			or	0x08=3.50V	0x09=3.60V	0x0A=3.60V	0x0B=3.60V
			0x06=3.30V	0x0C=3.60V	0x0D=3.60V	0x0E=3.60V	0x0F=3.60V
Reserved	7:4	R/W	0	Reserved			

### 3. ON/OFF Control Register. (0x03)

Register Name	ON/OFF_Control			Channel ON/OFF Control register
Address				0x03
	<b>Bit</b>	<b>R/W</b>	<b>Default</b>	<b>Description</b>
EN1	0	R/W	1	CH1 ON/OFF control
				0: Disable
EN2	1	R/W	1	CH2 ON/OFF control
				0: Disable
EN3	2	R/W	1	CH3 ON/OFF control
				0: Disable
EN4	3	R/W	1	CH4 ON/OFF control
				0: Disable
EN5	4	R/W	1	CH5 ON/OFF control
				0: Disable
EN6	5	R/W	1	CH6 ON/OFF control
				0: Disable
EN7	6	R/W	1	CH7 ON/OFF control
				0: Disable
Reserved	7	R/W	0	Reserved

### 4. Discharge Function Control Register. (0x04)

This register controls the output discharge function during PMIC shutdown mode. DCDC converter discharge function still works during power-off procedure at VIN off when the value is set to 1.

Register Name	Discharge Control			Channel Discharge Control
Address				0x04
	<b>Bit</b>	<b>R/W</b>	<b>Default</b>	<b>Description</b>
ENDIS_CH1	0	R/W	1	CH1 discharge control
				0: Disable

ENDIS_CH2	1	R/W	1	CH2 discharge control	
				0: Disable	1: Enable
ENDIS_CH3	2	R/W	1	CH3 discharge control	
				0: Disable	1: Enable
ENDIS_CH4	3	R/W	1	CH4 discharge control	
				0: Disable	1: Enable
ENDIS_CH5	4	R/W	1	CH5 discharge control	
				0: Disable	1: Enable
ENDIS_CH6	5	R/W	1	CH6 discharge control	
				0: Disable	1: Enable
ENDIS_CH7	6	R/W	1	CH7 discharge control	
				0: Disable	1: Enable
Reserved	7	R/W	0	Reserved	

### 5. DCDC Mode Control Register. (0x05)

This register controls the DCDC operation mode.

This register controls Buck DC/DC Regulator PWM/PFM mode operation at light load condition. If MODE(n) bit is set to 1, CH(n) will always works in forced PWM mode. If MODE(n) bit is set to 0, CH(n) will always work in PFM mode at light load condition.

Register Name	PWM/PFM_REG			PWM/PFM mode selection Register
Address				0x05
	Bit	R/W	Default	Description
MODE1	0	R/W	1	Channel 1 mode Control bit
				0=Forced PWM
MODE3	1	R/W	1	Channel 3 mode Control bit
				0=Forced PWM
MODE4	2	R/W	1	Channel 4 mode Control bit
				0=Forced PWM
MODE5	3	R/W	1	Channel 5 mode Control bit
				0=Forced PWM
MODE7	4	R/W	1	Channel 7 mode Control bit
				0=Forced PWM
Reserved	7:5	R/W	0	Reserved

### 6. Sleep Mode Channel3 Output Voltage Setting Register (0x06)

This register set Channel3 sleep mode output voltage.  $V_{OUT3\_DEFAULT}=0.75V$

Register Name	SLP_OUT3_REG			Output voltage setting register for channel 3			
Address				0x06			
Field	Bit	R/W	Default	Output voltage setting for OUT3. DVS from 0.7V to 1.1V in 10mV steps.			
SLP_VOUT3_SET	5:0	R/W	Default 0x05=0.75V	0x00=0.70V	0x01=0.71V	0x02=0.72V	0x03=0.73V
				0x04=0.74V	0x05=0.75V	0x06=0.76V	0x07=0.77V
				0x08=0.78V	0x09=0.79V	0x0A=0.80V	0x0B=0.81V
				0x0C=0.82V	0x0D=0.83V	0x0E=0.84V	0x0F=0.85V
				0x10=0.86V	0x11=0.87V	0x12=0.88V	0x13=0.89V
				0x14=0.90V	0x15=0.91V	0x16=0.92V	0x17=0.93V
				0x18=0.94V	0x19=0.95V	0x1A=0.96V	0x1B=0.97V
				0x1C=0.98V	0x1D=0.99V	0x1E=1.00V	0x1F=1.01V
				0x20=1.02V	0x21=1.03V	0x22=1.04V	0x23=1.05V
				0x24=1.06V	0x25=1.07V	0x26=1.08V	0x27=1.09V
				0x28=1.10V	0x29=1.10V	0x2A=1.10V	0x2B=1.10V
				0x2C=1.10V	0x2D=1.10V	0x2E=1.10V	0x2F=1.10V
Reserved	7:6	R/W	0	Reserved			

### 7. Sleep Mode Channel4 Output Voltage Setting Register (0x07)

This register set Channel4 output voltage.  $V_{OUT4\_DEFAULT}=2.8V/3.30V$ , CH4 default output voltage and register value table is as below:


PORSEL	VSEL4	$V_{OUT4}$	Register default value
0	0	2.8V	0x01
0	1	Bypass	-
1	0	2.8	0x01
1	1	3.3	0x06

Register Name	SLP_OUT4_REG			Output voltage setting register for channel 4			
Address				0x07			
Field	Bit	R/W	Default	Output voltage setting for OUT4. DVS from 2.7V to 3.6V in 100mV steps.			
SLP_VOUT4_SET	3:0	R/W	Default 0x01=2.8V or 0x06=3.30V	0x00=2.70V	0x01=2.80V	0x02=2.90V	0x03=3.00V
				0x04=3.10V	0x05=3.20V	0x06=3.30V	0x07=3.40V
				0x08=3.50V	0x09=3.60V	0x0A=3.60V	0x0B=3.60V
				0x0C=3.60V	0x0D=3.60V	0x0E=3.60V	0x0F=3.60V
Reserved	7:4	R/W	0	Reserved			


**8. Sleep Mode ON/OFF Control Register. (0x08)**

Register Name	SLP_ON/OFF_Control			Channel sleep mode ON/OFF Control register
Address				0x08
	Bit	R/W	Default	Description
SLP_EN1	0	R/W	1	Sleep mode CH1 ON/OFF control
				0: Disable
SLP_EN2	1	R/W	1	Sleep mode CH2 ON/OFF control
				0: Disable
SLP_EN3	2	R/W	1	Sleep mode CH3 ON/OFF control
				0: Disable
SLP_EN4	3	R/W	0	Sleep mode CH4 ON/OFF control
				0: Disable
SLP_EN5	4	R/W	0	Sleep mode CH5 ON/OFF control
				0: Disable
SLP_EN6	5	R/W	0	Sleep mode CH6 ON/OFF control
				0: Disable
SLP_EN7	6	R/W	0	Sleep mode CH7 ON/OFF control
				0: Disable
SLEEP	7	R/W	0	Sleep mode control bit
				0: PMIC exist sleep mode


**CSP3.23×3.23-52 Package Outline Drawing**



**Top view**



**Bottom view**




**Side View**

**Notes: All dimension in millimeter and exclude mold flash & metal burr.**


## Taping & Reel Specification

### 1. Taping orientation

CSP3.23×3.23



### 2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
CSP3.23×3.23	12	8	13"	400	400	5000

### 3. Others: NA