September 2001 Revised February 2002

74ALVCH16244 Low Voltage 16-Bit Buffer/Line Driver with Bushold

General Description

FAIRCHILD

SEMICONDUCTOR

The ALVCH16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The ALVCH16244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74ALVCH16244 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with output capability up to 3.6V.

The 74ALVCH16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V to 3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminating the need for external pull-up/pull-down resistors
- t_{PD}
 - 3 ns max for 3.0V to 3.6V V_{CC}
 - 3.7 ns max for 2.3V to 2.7V V_{CC}
 - 6.0 ns max for 1.65V to 1.95V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED78
- ESD performance:
- Human body model > 2000V Machine model > 200V

Ordering Code:

Order Number	Package Number	Package Description	
	Number		
74AI VCH16244T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP) JEDEC MO-153, 6.1mm Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol **Pin Descriptions** Pin Names Description l₁₁ l₁₂ l₁₃ l₁₄ l₁₅ 12 40 OEn Output Enable Input (Active LOW) ŌĒ3 ŌE, Bushold Inputs I₀–I₁₅ ŌĒ2 ŌĒ. O₀-O₁₅ Outputs

74ALVCH16244

Connection Diagram						
Connection D	iagram 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	48 0E2 47 10 45 GNU 44 12 43 13 42 Vcc 41 14 53 GNU 38 16 37 17 36 18 33 10 33 10 33 10 33 10 33 10 34 GNU 35 19 36 19 37 10 38 10 39 GNU 30 10 31 Vcc 32 11 33 10 32 13 29 13 27 14				
$\frac{O_{15}}{OE_4}$	23 24	$26 - I_{15}$ $25 - \overline{OE}_3$				

Truth Tables Inputs Outputs OE₁ O₀-O₃ $I_0 - I_3$ L L L L н н н Х Ζ Inputs Outputs OE₃ 0₈–0₁₁ I₈-I₁₁ L L L L н н н Х z Inputs Outputs OE₂ I₄-I₇ 0₄-0₇ L L L L Н н н Х Ζ Inputs Outputs OE₄ I₁₂-I₁₅ 0₁₂-0₁₅ L L L L н н

н H = HIGH Voltage Level

 $\begin{array}{l} \mbox{Lowel} \label{eq:lowel} \\ \mbox{X} = \mbox{Immaterial (HIGH or LOW, inputs may not float)} \\ \mbox{Z} = \mbox{High Impedance} \end{array}$

Х


Ζ

Functional Description

The 74ALVCH16244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE out-

puts are controlled by an Output Enable (\overline{OE}_n) input. When $\overline{\text{OE}}_n$ is LOW, the outputs are in the 2-state mode. When $\overline{\text{OE}}_n$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 2)	–0.5V to V_CC +0.5V
DC Input Diode Current (I _{IK})	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed, limited to 4.6V. Note 3: Floating or unused control inputs must be held HIGH or LOW.

 v_{cc} Conditions Symbol Parameter Min Max Units (V) 0.65 x V_{CC} V_{IH} HIGH Level Input Voltage 1.65 - 1.95 2.3 - 2.7 v 17 2.7 - 3.6 2.0 VIL LOW Level Input Voltage 1.65 - 1.95 0.35 x V_{CC} V 2.3 - 2.7 0.7 2.7 - 3.6 0.8 $I_{OH} = -100 \ \mu A$ V_{OH} HIGH Level Output Voltage 1.65 - 3.6 V_{CC} - 0.2 $I_{OH} = -4 \text{ mA}$ 1.65 1.2 $I_{OH} = -6 \text{ mA}$ 2.0 2.3 $I_{OH} = -12 \text{ mA}$ 2.3 1.7 V 2.7 2.2 3.0 2.4 $I_{OH} = -24 \text{ mA}$ 3.0 2 VOL 0.2 LOW Level Output Voltage $I_{OL} = 100 \ \mu A$ 1.65 - 3.6 $I_{OL} = 4 \text{ mA}$ 1.65 0.45 $I_{OL} = 6 \text{ mA}$ 23 04 V $I_{OL} = 12 \text{ mA}$ 2.3 0.7 2.7 0.4 $I_{OL} = 24 \text{ mA}$ 3.0 0.55 $0 \le V_I \le 3.6V$ Input Leakage Current ±5.0 I₁ 3.6 μΑ **Bushold Input Minimum** $V_{IN} = 0.58V$ 1.65 25 I_{I(HOLD)} Drive Hold Current $V_{IN} = 1.07V$ 1.65 -25 $V_{IN} = 0.7V$ 2.3 45 V_{IN} = 1.7V 2.3 -45 μA $V_{IN} = 0.8V$ 75 3.0 $V_{IN} = 2.0V$ 3.0 -75 $0 < V_O \leq 3.6V$ 3.6 ±500 I_{OZ} 3-STATE Output Leakage $0 \le V_O \le 3.6V$ 3.6 ±10 μΑ $V_{I} = V_{CC}$ or GND, $I_{O} = 0$ I_{CC} Quiescent Supply Current 3.6 40 μΑ ΔI_{CC} Increase in I_{CC} per Input $V_{IH} = V_{CC} - 0.6V$ 3 - 3.6 750 μA

3

DC Electrical Characteristics

74ALVCH16244

AC Electrical Characteristics

	Parameter		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$							
Symbol			C _L = 50 pF			C _L = 30 pF			Units	
Gymbol		V _{CC} = 3.3	$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay	1.0	3		3.6	1.0	3.7	1.5	6.0	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.0	4.4		5.4	1.0	5.7	1.5	8.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.0	4.1		4.6	1.0	5.2	1.5	6.8	ns

Capacitance

Cumhal	Bananatan		O an allition a	T _A = -	Unite	
Symbol	Parameter		Conditions	V _{cc}	Typical	Units
CIN	Input Capacitance	Control	$V_I = 0V \text{ or } V_{CC}$	3.3	3	pF
		Data	$V_I = 0V \text{ or } V_{CC}$	3.3	6	р
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	19	
				2.5	16	pF
		Outputs Disabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	5	р
				2.5	4	




TABLE	1. Values	for Figure 1
-------	-----------	--------------

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	VL
t _{PZH} , t _{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; t_r = t_f = 2ns; Z_0 = 50 Ω)

Symbol	v _{cc}					
Symbol	$3.3V \pm 0.3V$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	$\textbf{1.8V} \pm \textbf{0.15V}$		
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2		
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2		
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V		
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V		
VL	6V	6V	V _{CC} *2	V _{CC} *2		




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

www.fairchildsemi.com

74ALVCH16244



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.