UT54ACS283E

4-Bit Binary Full Adders July, 2013 Datasheet www.aeroflex.com/Logic



FEATURES


- 0.6 µm CRH CMOS process
 - Latchup immune
- High speed
- Low power consumption
- Wide power supply operating range of 3.0V to 5.5V
- Available QML Q or V processes
- 16-pin flatpack
- UT54ACS283E SMD 5962-96584

DESCRIPTION

The UT54ACS283E is a 4-bit binary full adder. The adder performs addition of two 4-bit binary words. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained as the fifth bit. The adders feature full internal look-ahead across all four bits for fast carry generation.

The device is characterized over full military temperature range of -55° C to $+125^{\circ}$ C.

LOGIC SYMBOL




Note:

1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

PINOUT

16-Lead Flatpack Top View



FUNCTION TABLE


INPUT					ОИТРИТ														
				When C0 = L When C2			C2 = L When C0 =			= H	= H When C2 = H								
A1	А3	B1	В3	A2	A4	B2	B4	Σ1	Σ3	Σ 2	Σ4	C2	C4	Σ1	Σ3	Σ2	Σ4	C2	C4
I	_	I	_	I		I	_]	Ĺ	I		I	_	ŀ	ł	I	_	I	
F	I	I		I		I		I	Н	I	_	I	_	I		F	ł	I	
I	_	I	H	I		I		I	H	I	_	I	_	I		F	ł	I	
F	ł	I	H	I		I]	Ĺ	F	ł	I	_	F	ŀ	F	ł	I	
I	_	I		ŀ	H	L		L H		L		Н		Н		I			
F	ł	I		Н		L		I	H	F	ł	I	_	I		I	_	F	ł
I	_	I	H	ŀ	H	L		I	Η	F	ł	I	_	I		I	_	F	H
F	н н		F	H	L]	Ĺ	I	_	ŀ	I	F	ł	I	_	F	H	
I	L L			I		I	ł]	Ĺ	F	ł	I	_	F	ŀ	F	ł	I	
F	H L		I		I	I	I	Η	F	ł	I	_	I		I	_	F	H	
I	_	I	H	I		I	I	I	Η	F	ł	I	_	I		I	_	F	H
F	Н Н		I		I	I]	Ĺ	Ι	_	ŀ	I	ŀ	ł	I	_	F	H	
I	L L		F	H	F	I]	Ĺ	I	_	ŀ	I	F	ł	I	_	F	H	
ŀ	H L		ŀ	ŀ	F	ł	I	Η	I	_	ŀ	ł	I		F	ł	F	ł	
I	L H		ŀ	ŀ	F	ł	I	Η	I	_	ŀ	ł	I		F	ł	F	ł	
ŀ	H	I	H	ŀ	H	F	ł]	Ĺ	F	ł	ŀ	ł	ŀ	H	F	ł	F	ł

H = high level, L = low level

Note:

Input conditions at A1, A2, B1, B2, and C0 are used to determine outputs $\Sigma 1$ and $\Sigma 2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma 3$, $\Sigma 4$, and C4.

LOGIC DIAGRAM



OPERATIONAL ENVIRONMENT¹

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	108	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Device storage elements are immune to SEU affects.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
V_{DD}	Supply voltage	-0.3 to 7.0	V
$V_{\rm I/O}$	Voltage any pin	3 to V _{DD} +.3	V
T_{STG}	Storage Temperature range	-65 to +150	°C
T_{J}	Maximum junction temperature	+175	°C
T_{LS}	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	15.0	°C/W
I_{I}	DC input current	±10	mA
P_D^2	Maximum power dissipation permitted @ Tc=125°C	3.3	W

Note:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	3.0 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T_{C}	Temperature range	-55 to + 125	°C

^{1.} Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

^{2.} Per MIL-STD-883, method 1012.1, Section 3.4.1, $P_D = (T_{j(max)} - T_{c(max)}) / \Theta_{jc}$

$\begin{tabular}{ll} \textbf{DC ELECTRICAL CHARACTERISTICS} (Pre and Post-Radiation)* \\ \end{tabular}$

 $(V_{DD}=3.0V\ to\ 5.5V;\ V_{SS}=\ 0V\ ^6,\ -55^{\circ}C < T_{C} < +125^{\circ}C);\ Unless\ otherwise\ noted,\ Tc\ is\ per\ the\ temperature\ range\ ordered$

SYMBOL	DESCRIPTION	CONDITION	MIN	MAX	UNIT
V_{IL}	Low-level input voltage ¹	V _{DD} from 3.0V to 5.5V		0.3 V _{DD}	V
V _{IH}	High-level input voltage ¹	V _{DD} from 3.0V to 5.5V	0.7 V _{DD}		V
I _{IN}	Input leakage current	$V_{IN} = V_{DD}$ or V_{SS}	-1	1	μΑ
V _{OL}	Low-level output voltage ³	$I_{OL} = 100 \mu A$ V_{DD} from 3.0V to 5.5V		0.25	V
V _{OH}	High-level output voltage ³	$I_{OH} = -100\mu A$ V_{DD} from 3.0V to 5.5V	V _{DD} -0.25		V
I_{OS1}	Short-circuit output current ² , ⁴	$V_O = V_{DD}$ and V_{SS} V_{DD} from 4.5V to 5.5V	-200	200	mA
I_{OS2}	Short-circuit output current ² , ⁴	$V_O = V_{DD}$ and V_{SS} V_{DD} from 3.0V to 3.6V	-100	100	mA
I _{OL1}	Low level output current ⁸ (sink)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$ V_{DD} from 4.5V to 5.5V	8		mA
I _{OL2}	Low level output current ⁸ (sink)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OL} = 0.4V$ V_{DD} from 3.0V to 3.6V	6		mA
I_{OH1}	High level output current ⁸ (source)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD}$ -0.4V V_{DD} from 4.5V to 5.5V	-8		mA
I _{OH2}	High level output current ⁸ (source)	$V_{IN} = V_{DD}$ or V_{SS} $V_{OH} = V_{DD}$ -0.4V V_{DD} from 3.0V to 3.6V	-6		mA
P _{total1}	Power dissipation ^{7,8}	$C_L = 50 pF$ $V_{DD} = 4.5 V \text{ to } 5.5 V$		1.2	mW/ MHz
P _{total2}	Power dissipation ^{7,8}	$C_L = 50 \text{pF}$ $V_{DD} = 3.0 \text{V to } 3.6 \text{V}$		0.5	mW/ MHz
I _{DDQ}	Quiescent Supply Current	$V_{IN} = V_{DD}$ or V_{SS} V_{DD} from 3.6V to 5.5V		10	μА

C _{IN} Input capacitance	$f = 1 MHz$ $V_{DD} = 0 V$	15	pF
C _{OUT} Output capacitance	$f = 1 \text{MHz}$ $V_{DD} = 0 \text{V}$	15	pF

Notes:

- * For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.
- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, 0%; $V_{IL} = V_{IL}(max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. Power dissipation specified per switching output.
- 8. Parameter guaranteed by design and characterization, but is not tested.

AC ELECTRICAL CHARACTERISTICS (Pre and Post-Radiation)*

 $(V_{DD} = 3.0 \text{V to } 5.5 \text{V}; V_{SS} = 0 \text{V}^{-1}, -55 \text{°C} < T_{C} < +125 \text{°C});$ Unless otherwise noted, Tc is per the temperature range ordered


SYMBOL	PARAMETER	CONDITION	V_{DD}	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay C0 to Σn	$C_L = 50pF$	3.0V to 3.6V	4	18	ns
			4.5V to 5.5V	3	10	
t _{PHL1}	Propagation delay C0 to Σn	$C_L = 50pF$	3.0V to 3.6V	4	22	ns
			4.5V to 5.5V	3	11	
t _{PLH2}	Propagation delay C0 to C4	$C_L = 50pF$	3.0V to 3.6V	5	18	ns
			4.5V to 5.5V	4	10	
t _{PHL2}	Propagation delay C0 to C4	$C_L = 50pF$	3.0V to 3.6V	5	21	ns
			4.5V to 5.5V	4	10	
t _{PLH3}	Propagation delay An, Bn to C4	$C_L = 50pF$	3.0V to 3.6V	7	19	ns
			4.5V to 5.5V	5	11	
t _{PHL3}	Propagation delay An, Bn to C4	$C_L = 50pF$	3.0V to 3.6V	6	19	ns
			4.5V to 5.5V	5	11	
t _{PLH4}	Propagation delay An, Bn to Σn	$C_L = 50pF$	3.0V to 3.6V	5	19	ns
			4.5V to 5.5V	4	11	
t _{PHL4}	Propagation delay An, Bn to Σn	$C_L = 50pF$	3.0V to 3.6V	6	19	ns
			4.5V to 5.5V	4	10	

Notes:

^{*} For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25×C per MIL-STD-883 Method 1019, Condition A up to the maximum TID level procured.

^{1.} Maximum allowable relative shift equals 50mV.

Packaging







Figure 1. 16-lead Flatpack

UT54ACS283E: SMD



Notes:

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced Hi-Rel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468

SE AND MID-ATLANTIC

1 ux. 717 371 0100

Tel: 321-951-4164 Fax: 321-951-4254 INTERNATIONAL

Tel: 805-778-9229

Fax: 805-778-1980

WEST COAST

Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST

Tel: 603-888-3975 Fax: 603-888-4585

CENTRAL

Tel: 719-594-8017 Fax: 719-594-8468

www.aeroflex.com info-ams@aeroflex.com

make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights,

trademark rights, or any other of the intellectual rights of

Aeroflex Colorado Springs (Aeroflex) reserves the right to





Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

A passion for performance.

Aeroflex or of third parties.