TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74AC573P, TC74AC573F, TC74AC573FT

Octal D-Type Latch with 3-State Output

The TC74AC573 is an advanced high speed CMOS OCTAL LATCH fabricated with silicon gate and double-layer metal wiring C^2MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and a output enable input (\overline{OE}).

When the \overline{OE} input is high, the eight outputs are in a high impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features

- High speed: $t_{pd} = 6.0$ ns (typ.) at $V_{CC} = 5$ V
- Low power dissipation: $I_{CC} = 8 \ \mu A \ (max)$ at $Ta = 25^{\circ}C$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Symmetrical output impedance: $|I_{OH}| = I_{OL} = 24 \text{ mA} \text{ (min)}$

Capability of driving 50 Ω

transmission lines.

- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 to 5.5 V
- Pin and function compatible with 74F573



TOSHIBA

Pin Assignment




OE (1)

LE -

D7

(11)



<u>(19)</u> Q0 (2) D0 1D ∇ Þ <u>(18)</u> Q1 (3) D1 <u>(17)</u> Q2 (4) D2 <u>(16)</u> Q3 (5) D3 <u>(15)</u> Q4 (6) D4 <u>(14)</u> Q5 (7) D5 <u>(13)</u> Q6 (8) D6 <u>(12)</u> Q7 (9)

ΕN

C1

Truth Table


	Inputs	Output			
ŌĒ	LE	D	Q		
Н	Х	Х	Z		
L	L	Х	Qn		
L	Н	L	L		
L	Н	Н	Н		

X: Don't care

Z: High impedance

Qn: Q outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	√ _{CC} −0.5 to 7.0	
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	Vout	-0.5 to V _{CC} + 0.5	V
Input diode current	IIК	±20	mA
Output diode current	IOK	±50	mA
DC output current	IOUT	±50	mA
DC V _{CC} /ground current	ICC	±200)) mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP/TSSOP)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C should be applied up to 300 mW.

Characteristics	Symbol	Rating	Unit
Supply voltage	Vcc	2:0 to 5.5	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	VOUT	0 to V _{CC}	V
Operating temperature	T _{opr}	-40 to 85	°C
Input rise and fall time	dt/dV	0 to 100 (V _{CC} = 3.3 ± 0.3 V) 0 to 20 (V _{CC} = 5 ± 0.5 V)	ns/V

Operating Ranges (Note)

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.





Electrical Characteristics

DC Characteristics

Characteristics Symbol		Test Condition		Ta = 25°C			Ta = −40 to 85°C		Unit	
Characteristics	Symbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	Onit
High-level input voltage		_		2.0	1.50	_	X	1.50	_	
	VIH			3.0	2.10	_	F	2.10	_	V
				5.5	3.85	-	$\langle \mathcal{L} \rangle$	3.85	—	
				2.0	_	- 60	0.50		0.50	
Low-level input voltage	VIL	—		3.0		\mathcal{A}	0.90	—	0.90	V
Ũ				5.5	-(1.65	_	1.65	
				2.0	1.9	2.0	_	1.9	—	
		V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA	3.0	2.9	3.0	—	2.9	_	
High-level output	V _{OH}			4.5 <	4.4	4.5	_	4.4	\rightarrow	V
voltage			I _{OH} = −4 mA	3.0	2.58	_	-6	2.48	> -	v
			I _{OH} = −24 mA	4.5	3.94	$-\Diamond$		3.80) —	
			I _{OH} = −75 mA (Note)	5.5	_	-	X	3.85	_	
		VIN = VIH or VIL		2.0	—	0.0	0.1	>_	0.1	· v
			I _{OL} = 50 μA	3.0	—	0.0	0.1	—	0.1	
Low-level output	V _{OL}			4.5	—	0.0	0.1	_	0.1	
voltage	VOL		I _{OL} = 12 mA	3.0		VL)	0.36	—	0.44	
			I _{OL} = 24 mA	4.5	-)-	0.36	—	0.44	
			I _{OL} = 75 mA (Note)	5.5	_))_	_	—	1.65	
3-state output off-state current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		5.5		_	±0.5	_	±5.0	μA
Input leakage current	I _{IN}	VIN = VCC OF GND		5.5	_	_	±0.1		±1.0	μΑ
Quiescent supply current	lee	VIN = V _{CC} or GND		5.5	_	_	8.0	_	80.0	μA

Note: This spec indicates the capability of driving 50 Q transmission lines.

One output should be tested at a time for a 10 ms maximum duration.

Timing Requirements (input: $t_r = t_f = 3 ns$)

Characteristics	Symbol	Test Condition		Ta = 25°C	Ta = −40 to 85°C	Unit
		\square	$V_{CC}(V)$	Limit	Limit	
Minimum pulse width	(())		3.3 ± 0.3	7.0	7.0	200
(LE)	tw(H)	—	5.0 ± 0.5	5.0	5.0	ns
Minimum set-up time			3.3 ± 0.3	7.0	7.0	ns
Minimum set-up time	ι _s	_	5.0 ± 0.5	4.0	4.0	115
Minimum hold time	th		3.3 ± 0.3	1.0	1.0	ns
		—	5.0 ± 0.5	1.0	1.0	115

AC Characteristics (C_L = 50 pF, R_L = 500 Ω , input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = −40 to 85°C		Unit
	,		V _{CC} (V)	Min	Тур.	Max	Min	Max	
Propagation delay time	t _{pLH}	_	3.3 ± 0.3	_	9.4	15.4	1.0	17.6	ns
(LE-Q)	t _{pHL}		5.0 ± 0.5	—	6.6 🗸	9.9	1.0	11.3	
Propagation delay time	t _{pLH}	_	3.3 ± 0.3	_	9.4	16.0	1.0	18.2	ns
(Dn-Q)	t _{pHL}		5.0 ± 0.5	—	6.2	8.9	1.0	10.2	
Output enable time	t _{pZL}		3.3 ± 0.3	\sim	9.0	15.2	1.0	17.3	ns
	t _{pZH}	—	5.0 ± 0.5	->	6.3	9.2	1.0	10.5	115
Output disable time	t _{pLZ}		3.3 ± 0.3	-((7.0	12.3	1.0	14.0	ns
	t _{pHZ}	—	5.0 ± 0.5		6.0	8.8	1.0	10.0	115
Input capacitance	C _{IN}	—	<	1(-/	5	10	J.	10	pF
Output capacitance	C _{OUT}	_	G	S	10	- (\geq	_	pF
Power dissipation capacitance	C _{PD}		(Note)	\mathcal{G}	32	(pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (per latch)$

And the total CPD when n pcs. of latch operate can be gained by the following equation:


C_{PD} (total) = 21 + 11·n

TOSHIBA

Package Dimensions

DIP20-P-300-2.54A

Unit : mm






Package Dimensions

SOP20-P-300-1.27A

Unit: mm




TOSHIBA

Package Dimensions

TSSOP20-P-0044-0.65A

Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
 limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
 technology products (mass destruction weapons). Product and related software and technology may be controlled under the
 applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
 U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
 except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.