

TOSHIBA

**8 Bit Microcontroller
TLCS-870/C Series**

TMP86CH22UG

Not Recommended
for New Design

TOSHIBA CORPORATION

The information contained herein is subject to change without notice. 021023 _D

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications.

Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).

These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C

The products described in this document may include products subject to the foreign exchange and foreign trade laws. 021023_F

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

Revision History

Date	Revision	
2005/12/8	1	First Release
2006/9/8	2	Contents Revised
2008/8/29	3	Contents Revised

Not Recommended
for New Design

Caution in Setting the UART Noise Rejection Time

When UART is used, settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "-".

The transfer clock generated by timer/counter interrupt is calculated by the following equation :

$$\text{Transfer clock [Hz]} = \text{Timer/counter source clock [Hz]} \div \text{TTREG set value}$$

BRG setting	Transfer clock [Hz]	RXDNC setting			
		00 (No noise rejection)	01 (Reject pulses shorter than 31/fc[s] as noise)	10 (Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)
000	fc/13	O	O	O	-
110 (When the transfer clock generated by timer/counter interrupt is the same as the right side column)	fc/8	O	-	-	-
	fc/16	O	O	-	-
	fc/32	O	O	O	-
The setting except the above		O	O	O	O

Not Recommended for New Design

Not Recommended
for New Design

Table of Contents

TMP86CH22UG

1.1	Features	1
1.2	Pin Assignment	3
1.3	Block Diagram	4
1.4	Pin Names and Functions	5

2. Operational Description

2.1	CPU Core Functions	9
2.1.1	Memory Address Map	9
2.1.2	Program Memory (MaskROM)	9
2.1.3	Data Memory (RAM)	10
2.2	System Clock Controller	10
2.2.1	Clock Generator	10
2.2.2	Timing Generator	12
2.2.2.1	Configuration of timing generator	
2.2.2.2	Machine cycle	
2.2.3	Operation Mode Control Circuit	13
2.2.3.1	Single-clock mode	
2.2.3.2	Dual-clock mode	
2.2.3.3	STOP mode	
2.2.4	Operating Mode Control	18
2.2.4.1	STOP mode	
2.2.4.2	IDLE1/2 mode and SLEEP1/2 mode	
2.2.4.3	IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)	
2.2.4.4	SLOW mode	
2.3	Reset Circuit	31
2.3.1	External Reset Input	31
2.3.2	Address trap reset	32
2.3.3	Watchdog timer reset	32
2.3.4	System clock reset	32

3. Interrupt Control Circuit

3.1	Interrupt latches (IL19 to IL2)	35
3.2	Interrupt enable register (EIR)	36
3.2.1	Interrupt master enable flag (IMF)	36
3.2.2	Individual interrupt enable flags (EF19 to EF4)	37
Note 3:		38
3.3	Interrupt Sequence	39
3.3.1	Interrupt acceptance processing is packaged as follows	39
3.3.2	Saving/restoring general-purpose registers	40
3.3.2.1	Using PUSH and POP instructions	
3.3.2.2	Using data transfer instructions	
3.3.3	Interrupt return	41
3.4	Software Interrupt (INTSW)	42
3.4.1	Address error detection	42
3.4.2	Debugging	42

3.5	Undefined Instruction Interrupt (INTUNDEF)	42
3.6	Address Trap Interrupt (INTATRAP)	42
3.7	External Interrupts	43

4. Special Function Register (SFR)

4.1	SFR	45
4.2	DBR	47

5. I/O Ports

5.1	Port P1 (P17 to P10)	50
5.2	Port P2 (P22 to P20)	53
5.3	Port P3 (P37, P34 to P33)	54
5.4	Port P5 (P57 to P50)	56
5.5	Port P6 (P64 to P61)	58
5.6	Port P7 (P76 to P70)	60

6. Watchdog Timer (WDT)

6.1	Watchdog Timer Configuration	63
6.2	Watchdog Timer Control	64
6.2.1	Malfunction Detection Methods Using the Watchdog Timer	64
6.2.2	Watchdog Timer Enable	65
6.2.3	Watchdog Timer Disable	66
6.2.4	Watchdog Timer Interrupt (INTWDT)	66
6.2.5	Watchdog Timer Reset	67
6.3	Address Trap	68
6.3.1	Selection of Address Trap in Internal RAM (ATAS)	68
6.3.2	Selection of Operation at Address Trap (ATOUT)	68
6.3.3	Address Trap Interrupt (INTATRAP)	68
6.3.4	Address Trap Reset	69

7. Time Base Timer (TBT)

7.1	Time Base Timer	71
7.1.1	Configuration	71
7.1.2	Control	71
7.1.3	Function	72
7.2	Divider Output (DVO)	73
7.2.1	Configuration	73
7.2.2	Control	73

8. 18-Bit Timer/Counter (TC1)

8.1	Configuration	75
8.2	Control	76
8.3	Function	79
8.3.1	Timer mode	79

8.3.2	Event Counter mode.....	80
8.3.3	Pulse Width Measurement mode.....	81
8.3.4	Frequency Measurement mode.....	82

9. 8-Bit TimerCounter (TC5, TC6)

9.1	Configuration	85
9.2	TimerCounter Control	86
9.3	Function	91
9.3.1	8-Bit Timer Mode (TC5 and 6).....	91
9.3.2	8-Bit Event Counter Mode (TC5, 6).....	92
9.3.3	8-Bit Programmable Divider Output (PDO) Mode (TC5, 6).....	92
9.3.4	8-Bit Pulse Width Modulation (PWM) Output Mode (TC5, 6).....	95
9.3.5	16-Bit Timer Mode (TC5 and 6).....	97
9.3.6	16-Bit Event Counter Mode (TC5 and 6).....	98
9.3.7	16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6).....	98
9.3.8	16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6).....	101
9.3.9	Warm-Up Counter Mode.....	103
9.3.9.1	Low-Frequency Warm-up Counter Mode (NORMAL1 → NORMAL2 → SLOW2 → SLOW1)	
9.3.9.2	High-Frequency Warm-Up Counter Mode (SLOW1 → SLOW2 → NORMAL2 → NORMAL1)	

10. Real-Time Clock

10.1	Configuration	105
10.2	Control of the RTC.....	105
10.3	Function.....	106

11. Asynchronous Serial interface (UART)

11.1	Configuration	107
11.2	Control	108
11.3	Transfer Data Format	110
11.4	Transfer Rate.....	111
11.5	Data Sampling Method	111
11.6	STOP Bit Length	112
11.7	Parity	112
11.8	Transmit/Receive Operation	112
11.8.1	Data Transmit Operation	112
11.8.2	Data Receive Operation	112
11.9	Status Flag	113
11.9.1	Parity Error.....	113
11.9.2	Framing Error.....	113
11.9.3	Overrun Error.....	113
11.9.4	Receive Data Buffer Full.....	114
11.9.5	Transmit Data Buffer Empty	114
11.9.6	Transmit End Flag	115

12. Synchronous Serial Interface (SIO)

12.1	Configuration	117
12.2	Control.....	118

12.3	Serial clock	119
12.3.1	Clock source	119
12.3.1.1	Internal clock	
12.3.1.2	External clock	
12.3.2	Shift edge	121
12.3.2.1	Leading edge	
12.3.2.2	Trailing edge	
12.4	Number of bits to transfer	121
12.5	Number of words to transfer	121
12.6	Transfer Mode	122
12.6.1	4-bit and 8-bit transfer modes	122
12.6.2	4-bit and 8-bit receive modes	124
12.6.3	8-bit transfer / receive mode	125

13. 8-Bit AD Converter (ADC)

13.1	Configuration	127
13.2	Control	128
13.3	Function	130
13.3.1	AD Converter Operation	130
13.3.2	AD Converter Operation	130
13.3.3	STOP and SLOW Mode during AD Conversion	131
13.3.4	Analog Input Voltage and AD Conversion Result	132
13.4	Precautions about AD Converter	133
13.4.1	Restrictions for AD Conversion interrupt (INTADC) usage	133
13.4.2	Analog input pin voltage range	133
13.4.3	Analog input shared pins	133
13.4.4	Noise countermeasure	133

14. Key-on Wakeup (KWU)

14.1	Configuration	135
14.2	Control	135
14.3	Function	135

15. LCD Driver

15.1	Configuration	137
15.2	Control	138
15.2.1	LCD driving methods	139
15.2.2	Frame frequency	140
15.2.3	LCD drive voltage	141
15.2.4	Adjusting the LCD panel drive capability	141
15.3	LCD Display Operation	142
15.3.1	Display data setting	142
15.3.2	Blanking	142
15.4	Control Method of LCD Driver	143
15.4.1	Initial setting	143
15.4.2	Store of display data	143
15.4.3	Example of LCD driver output	145

16.

Input/Output Circuit

16.1	Control pins	151
16.2	Input/Output Ports	152

17. Electrical Characteristics

17.1	Absolute Maximum Ratings	155
17.2	Recommended Operating Condition	156
17.3	DC Characteristics	157
17.4	LCD Characteristics	158
17.5	AD Conversion Characteristics	159
17.6	AC Characteristics	160
17.7	Timer Counter 1 input (ECIN) Characteristics	161
17.8	Recommended Oscillating Conditions	162
17.9	Handling Precaution	162

18. Package Dimension

This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/C (LSD).

Not Recommended for New Design

Not Recommended
for New Design

CMOS 8-Bit Microcontroller
TMP86CH22UG

Product No.	ROM (MaskROM)	RAM	Package	OTP MCU	Emulation Chip
TMP86CH22UG	16384 bytes	512 bytes	P-LQFP44-1010-0.80B	TMP86PH22UG	TMP86C923XB

1.1 Features

1. 8-bit single chip microcomputer TLCS-870/C series
 - Instruction execution time :
 - 0.25 μ s (at 16 MHz)
 - 122 μ s (at 32.768 kHz)
 - 132 types & 731 basic instructions
2. 18 interrupt sources (External : 5 Internal : 13)
3. Input / Output ports (I/O : 32 pins Output : 1 pin)
 - Large current output: 3pins (Typ. 20mA), LED direct drive
4. Watchdog Timer
5. Prescaler
 - Time base timer
 - Divider output function
6. 18-bit Timer/Counter : 1ch
 - Timer Mode
 - Event Counter Mode
 - Pulse Width Measurement Mode
 - Frequency Measurement Mode
7. 8-bit timer counter : 2 ch
 - Timer, Event counter, Programmable divider output (PDO),
Pulse width modulation (PWM) output,

060116EBP

The information contained herein is subject to change without notice. 021023_D

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C

The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

Programmable pulse generation (PPG) modes

8. 8-bit UART : 1 ch
9. 8-bit SIO: 1 ch
10. 8-bit successive approximation type AD converter (with sample hold)

Analog inputs: 4ch

11. Key-on wakeup : 1 ch

12. LCD driver/controller

- LCD direct drive capability (MAX 23 seg × 4 com)
- 1/4,1/3,1/2duties or static drive are programmably selectable

13. Clock operation

Single clock mode

Dual clock mode

14. Low power consumption operation

STOP mode: Oscillation stops. (Battery/Capacitor back-up.)

SLOW1 mode: Low power consumption operation using low-frequency clock.(High-frequency clock stop.)

SLOW2 mode: Low power consumption operation using low-frequency clock.(High-frequency clock oscillate.)

IDLE0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using high frequency clock. Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

IDLE1 mode: CPU stops and peripherals operate using high frequency clock. Release by interrupts(CPU restarts).

IDLE2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interrupts. (CPU restarts).

SLEEP0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using low frequency clock.Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

SLEEP1 mode: CPU stops, and peripherals operate using low frequency clock. Release by interrupt.(CPU restarts).

SLEEP2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interrupt.

15. Wide operation voltage:

4.5 V to 5.5 V at 16MHz /32.768 kHz

2.7 V to 5.5 V at 8 MHz /32.768 kHz

1.8 V to 5.5 V at 4.2MHz /32.768 kHz

1.2 Pin Assignment




Figure 1-1 Pin Assignment

Not Recommended for New Design

1.3 Block Diagram




Figure 1-2 Block Diagram

1.4 Pin Names and Functions

Table 1-1 Pin Names and Functions(1/3)

Pin Name	Pin Number	Input/Output	Functions
P17 SEG24 SCK	21	IO O IO	PORT17 LCD segment output 24 Serial Clock I/O
P16 SEG25 SO	20	IO O O	PORT16 LCD segment output 25 Serial Data Output
P15 SEG26 SI	19	IO O I	PORT15 LCD segment output 26 Serial Data Input
P14 SEG27 INT3	18	IO O I	PORT14 LCD segment output 27 External interrupt 3 input
P13 SEG28 INT2	17	IO O I	PORT13 LCD segment output 28 External interrupt 2 input
P12 SEG29 INT1	16	IO O I	PORT12 LCD segment output 29 External interrupt 1 input
P11 SEG30 TXD	15	IO O I	PORT11 LCD segment output 30 UART data output
P10 SEG31 RXD	14	IO O I	PORT10 LCD segment output 31 UART data input
P22 XTOUT	7	IO O	PORT22 Resonator connecting pins(32.768kHz) for inputting external clock
P21 XTIN	6	IO I	PORT21 Resonator connecting pins(32.768kHz) for inputting external clock
P20 STOP INT5	9	IO I I	PORT20 STOP mode release signal input External interrupt 5 input
P37 DVO	44	O O	PORT37 Divider Output
P34 TC5 PDO5/PWM5	43	IO I O	PORT34 TC5 input PDO5/PWM5 output
P33 TC6 PDO6/PWM6/PPG6	42	IO I O	PORT33 TC6 input PDO6/PWM6/PPG6 output
P57 SEG16	29	IO O	PORT57 LCD segment output 16
P56 SEG17	28	IO O	PORT56 LCD segment output 17
P55 SEG18	27	IO O	PORT55 LCD segment output 18

Table 1-1 Pin Names and Functions(2/3)

Pin Name	Pin Number	Input/Output	Functions
P54 SEG19	26	IO O	PORT54 LCD segment output 19
P53 SEG20	25	IO O	PORT53 LCD segment output 20
P52 SEG21	24	IO O	PORT52 LCD segment output 21
P51 SEG22	23	IO O	PORT51 LCD segment output 22
P50 SEG23	22	IO O	PORT50 LCD segment output 23
P64 AIN4 STOP2	13	IO I I	PORT64 AD converter analog input 4 STOP2 input
P63 AIN3 $\overline{\text{INT0}}$	12	IO I I	PORT63 AD converter analog input 3 External interrupt 0 input
P62 AIN2 ECNT	11	IO I I	PORT62 AD converter analog input 2 ECNT input
P61 AIN1 ECIN	10	IO I I	PORT61 AD converter analog input 1 ECIN input
P76 SEG9	36	IO O	PORT76 LCD segment output 9
P75 SEG10	35	IO O	PORT75 LCD segment output 10
P74 SEG11	34	IO O	PORT74 LCD segment output 11
P73 SEG12	33	IO O	PORT73 LCD segment output 12
P72 SEG13	32	IO I	PORT72 LCD segment output 13
P71 SEG14	31	IO O	PORT71 LCD segment output 14
P70 SEG15	30	IO O	PORT70 LCD segment output 15
COM3	37	O	LCD common output 3
COM2	38	O	LCD common output 2
COM1	39	O	LCD common output 1
COM0	40	O	LCD common output 0
XIN	2	I	Resonator connecting pins for high-frequency clock

Table 1-1 Pin Names and Functions(3/3)

Pin Name	Pin Number	Input/Output	Functions
XOUT	3	O	Resonator connecting pins for high-frequency clock
RESET	8	I	Reset signal
TEST	4	I	Test pin for out-going test. Normally, be fixed to low.
VDD	5	I	+5V
VSS	1	I	0(GND)

Not Recommended
for New Design

Not Recommended
for New Design

2. Operational Description

2.1 CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

2.1.1 Memory Address Map

The TMP86CH22UG memory is composed MaskROM, RAM, DBR(Data buffer register) and SFR(Special function register). They are all mapped in 64-Kbyte address space. Figure 2-1 shows the TMP86CH22UG memory address map.




Figure 2-1 Memory Address Map

2.1.2 Program Memory (MaskROM)

The TMP86CH22UG has a 16384 bytes (Address C000H to FFFFH) of program memory (MaskROM).

2.1.3 Data Memory (RAM)

The TMP86CH22UG has 512bytes (Address 0040H to 023FH) of internal RAM. The first 192 bytes (0040H to 00FFH) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Example :Clears RAM to "00H". (TMP86CH22UG)

```

LD      HL, 0040H      ; Start address setup
LD      A, H           ; Initial value (00H) setup
LD      BC, 01FFH
SRAMCLR: LD      (HL), A
        INC     HL
        DEC     BC
        JRS    F, SRAMCLR
    
```

2.2 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a standby controller.




Figure 2-2 System Colck Control

2.2.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: One for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) clock and low-frequency (fs) clock can easily be obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN/XTIN pin with XOUT/XTOUT pin not connected.




Figure 2-3 Examples of Resonator Connection

Note: The function to monitor the basic clock directly at external is not provided for hardware, however, with disabling all interrupts and watchdog timers, the oscillation frequency can be adjusted by monitoring the pulse which the fixed frequency is outputted to the port by the program. The system to require the adjustment of the oscillation frequency should create the program for the adjustment in advance.

Not Recommended for New Design

2.2.2 Timing Generator

The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (f_c or f_s). The timing generator provides the following functions.

1. Generation of main system clock
2. Generation of divider output (\overline{DVO}) pulses
3. Generation of source clocks for time base timer
4. Generation of source clocks for watchdog timer
5. Generation of internal source clocks for timer/counters
6. Generation of warm-up clocks for releasing STOP mode
7. LCD

2.2.2.1 Configuration of timing generator

The timing generator consists of a 2-stage prescaler, a 21-stage divider, a main-system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, SYSCR2<SYSCK> and TBTCR<DV7CK>, that is shown in Figure 2-4. As reset and STOP mode-started/canceled, the prescaler and the divider are cleared to “0”.




Figure 2-4 Configuration of Timing Generator

Timing Generator Control Register

TBTCR (0036H)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
	(DVOEN)	(DVOCK)	DV7CK	(TBTEN)	(TBTCK)				
DV7CK	Selection of input to the 7th stage of the divider		0: $fc/2^8$ [Hz] 1: fs		R/W				

- Note 1: In single clock mode, do not set DV7CK to "1".
- Note 2: Do not set "1" on DV7CK while the low-frequency clock is not operated stably.
- Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care
- Note 4: In SLOW1/2 and SLEEP1/2 modes, the DV7CK setting is ineffective, and fs is input to the 7th stage of the divider.
- Note 5: When STOP mode is entered from NORMAL1/2 mode, the DV7CK setting is ineffective during the warm-up period after release of STOP mode, and the 6th stage of the divider is input to the 7th stage during this period.

2.2.2.2 Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock.

The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870/C Series: Ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 2-5 Machine Cycle

2.2.3 Operation Mode Control Circuit

The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are three operating modes: Single clock mode, dual clock mode and STOP mode. These modes are controlled by the system control registers (SYSCR1 and SYSCR2). Figure 2-6 shows the operating mode transition diagram.

2.2.3.1 Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is $4/fc$ [s].

(1) NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. The TMP86CH22UG is placed in this mode after reset.

(2) IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (Operate using the high-frequency clock).

IDLE1 mode is started by SYSCR2<IDLE> = "1", and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (Interrupt master enable flag) is "1" (Interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is "0" (Interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

(3) IDLE0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation.

This mode is enabled by SYSCR2<TGHALT> = "1".

When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again. IDLE0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When IDLE0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to NORMAL1 mode.

2.2.3.2 Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is $4/f_c$ [s] in the NORMAL2 and IDLE2 modes, and $4/f_s$ [s] ($122\ \mu\text{s}$ at $f_s = 32.768\ \text{kHz}$) in the SLOW and SLEEP modes.

The TLCS-870/C is placed in the signal-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on at the start of a program.

(1) NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock.

(2) SLOW2 mode

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. As the SYSCR2<SYSCK> becomes "1", the hardware changes into SLOW2 mode. As the SYSCR2<SYSCK> becomes "0", the hardware changes into NORMAL2 mode. As the SYSCR2<XEN> becomes "0", the hardware changes into SLOW1 mode. Do not clear SYSCR2<XTEN> to "0" during SLOW2 mode.

(3) SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between SLOW1 and SLOW2 modes are performed by SYSCR2<XEN>. In SLOW1 and SLEEP modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

(4) IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (Operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

(5) SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (Operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW1 mode. In SLOW1 and SLEEP1 modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

(6) SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

(7) SLEEP0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation. This mode is enabled by setting "1" on bit SYSCR2<TGHALT>.


When SLEEP0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from SLEEP0 mode, the CPU restarts operating, entering SLOW1 mode back again. SLEEP0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When SLEEP0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to SLOW1 mode.

2.2.3.3 STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (Either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warm-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.



Note 1: NORMAL1 and NORMAL2 modes are generically called NORMAL; SLOW1 and SLOW2 are called SLOW; IDLE0, IDLE1 and IDLE2 are called IDLE; SLEEP0, SLEEP1 and SLEEP2 are called SLEEP.

Note 2: The mode is released by falling edge of TBTCR<TBTCk> setting.

Figure 2-6 Operating Mode Transition Diagram

Table 2-1 Operating Mode and Conditions

Operating Mode	Oscillator		CPU Core	TBT	Other Peripherals	Machine Cycle Time		
	High Frequency	Low Frequency						
Single clock	RESET	Oscillation	Reset	Reset	Reset	4/fc [s]		
	NORMAL1		Operate	Operate	Operate			
	IDLE1		Operate	Operate	Operate			
	IDLE0		Halt	Halt	Halt			
	STOP		Stop	Halt	Halt	-		
Dual clock	NORMAL2	Oscillation	Operate with high frequency	Operate	Operate	4/fc [s]		
	IDLE2		Halt					
	SLOW2		Operate with low frequency					
	SLEEP2		Halt					
	SLOW1	Stop	Operate with low frequency			Operate	Operate	4/fs [s]
	SLEEP1		Halt					
	SLEEP0		Halt					
	STOP		Stop					

System Control Register 1

SYSCR1	7	6	5	4	3	2	1	0	
(0038H)	STOP	RELM	RETM	OUTEN	WUT				(Initial value: 0000 00**)

STOP	STOP mode start	0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (Start STOP mode)		R/W	
RELM	Release method for STOP mode	0: Edge-sensitive release 1: Level-sensitive release		R/W	
RETM	Operating mode after STOP mode	0: Return to NORMAL1/2 mode 1: Return to SLOW1 mode		R/W	
OUTEN	Port output during STOP mode	0: High impedance 1: Output kept		R/W	
WUT	Warm-up time at releasing STOP mode		Return to NORMAL mode	Return to SLOW mode	R/W
		00	$3 \times 2^{16}/f_c$	$3 \times 2^{13}/f_s$	
		01	$2^{16}/f_c$	$2^{13}/f_s$	
		10	$3 \times 2^{14}/f_c$	$3 \times 2^6/f_s$	
		11	$2^{14}/f_c$	$2^6/f_s$	

- Note 1: Always set RETM to "0" when transitioning from NORMAL mode to STOP mode. Always set RETM to "1" when transitioning from SLOW mode to STOP mode.
- Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL1 regardless of the RETM contents.
- Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care
- Note 4: Bits 1 and 0 in SYSCR1 are read as undefined data when a read instruction is executed.
- Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause external interrupt request on account of falling edge.
- Note 6: When the key-on wakeup is used, RELM should be set to "1".
- Note 7: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.
- Note 8: The warmig-up time should be set correctly for using oscillator.

System Control Register 2

SYSCR2	7	6	5	4	3	2	1	0	
(0039H)	XEN	XTEN	SYSCK	IDLE	TGHALT				(Initial value: 1000 *0**)

XEN	High-frequency oscillator control	0: Turn off oscillation 1: Turn on oscillation		R/W
XTEN	Low-frequency oscillator control	0: Turn off oscillation 1: Turn on oscillation		
SYSCK	Main system clock select (Write)/main system clock monitor (Read)	0: High-frequency clock (NORMAL1/NORMAL2/IDLE1/IDLE2) 1: Low-frequency clock (SLOW1/SLOW2/SLEEP1/SLEEP2)		R/W
IDLE	CPU and watchdog timer control (IDLE1/2 and SLEEP1/2 modes)	0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (Start IDLE1/2 and SLEEP1/2 modes)		
TGHALT	TG control (IDLE0 and SLEEP0 modes)	0: Feeding clock to all peripherals from TG 1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0 and SLEEP0 modes)		

- Note 1: A reset is applied if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = "0", or XTEN is cleared to "0" when SYSCK = "1".
- Note 2: *: Don't care, TG: Timing generator, *: Don't care
- Note 3: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.
- Note 4: Do not set IDLE and TGHALT to "1" simultaneously.
- Note 5: Because returning from IDLE0/SLEEP0 to NORMAL1/SLOW1 is executed by the asynchronous internal clock, the period of IDLE0/SLEEP0 mode might be shorter than the period setting by TBTCR<TBTCR>.
- Note 6: When IDLE1/2 or SLEEP1/2 mode is released, IDLE is automatically cleared to "0".
- Note 7: When IDLE0 or SLEEP0 mode is released, TGHALT is automatically cleared to "0".
- Note 8: Before setting TGHALT to "1", be sure to stop peripherals. If peripherals are not stopped, the interrupt latch of peripherals may be set after IDLE0 or SLEEP0 mode is released.

2.2.4 Operating Mode Control

2.2.4.1 STOP mode

STOP mode is controlled by the system control register 1, the $\overline{\text{STOP}}$ pin input and key-on wakeup input (STOP2) which is controlled by the STOP mode release control register (STOPCR).

The $\overline{\text{STOP}}$ pin is also used both as a port P20 and an $\overline{\text{INT5}}$ (external interrupt input 5) pin. STOP mode is started by setting SYSCR1<STOP> to “1”. During STOP mode, the following status is maintained.

1. Oscillations are turned off, and all internal operations are halted.
2. The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
3. The prescaler and the divider of the timing generator are cleared to “0”.
4. The program counter holds the address 2 ahead of the instruction (e.g., [SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the SYSCR1<RELM>. Do not use any key-on wakeup input (STOP2) for releasing STOP mode in edge-sensitive mode.

Note 1: The STOP mode can be released by either the STOP or key-on wakeup pin (STOP2). However, because the STOP pin is different from the key-on wakeup and can not inhibit the release input, the STOP pin must be used for releasing STOP mode.

Note 2: During STOP period (from start of STOP mode to end of warm up), due to changes in the external interrupt pin signal, interrupt latches may be set to “1” and interrupts may be accepted immediately after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.

(1) Level-sensitive release mode (RELM = “1”)

In this mode, STOP mode is released by setting the $\overline{\text{STOP}}$ pin high or setting the STOP2 pin input which is enabled by STOPCR. This mode is used for capacitor backup when the main power supply is cut off and long term battery backup.

Even if an instruction for starting STOP mode is executed while $\overline{\text{STOP}}$ pin input is high or STOP2 input is low, STOP mode does not start but instead the warm-up sequence starts immediately. Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low or STOP2 input is high. The following two methods can be used for confirmation.

1. Testing a port.
2. Using an external interrupt input $\overline{\text{INT5}}$ ($\overline{\text{INT5}}$ is a falling edge-sensitive input).

Example 1 : Starting STOP mode from NORMAL mode by testing a port P20.

	LD	(SYSCR1), 01010000B	; Sets up the level-sensitive release mode
SSTOPH:	TEST	(P2PRD). 0	; Wait until the $\overline{\text{STOP}}$ pin input goes low level
	JRS	F, SSTOPH	
	DI		; IMF ← 0
	SET	(SYSCR1). 7	; Starts STOP mode

Example 2 :Starting STOP mode from NORMAL mode with an INT5 interrupt.

```

PINT5:      TEST      (P2PRD). 0           ; To reject noise, STOP mode does not start if
           JRS        F, SINT5           port P20 is at high
           LD         (SYSCR1), 01010000B ; Sets up the level-sensitive release mode.
           DI         ; IMF ← 0
           SET        (SYSCR1). 7        ; Starts STOP mode

SINT5:      RETI
    
```




Figure 2-7 Level-sensitive Release Mode

- Note 1: Even if the $\overline{\text{STOP}}$ pin input is low after warm-up start, the STOP mode is not restarted.
- Note 2: In this case of changing to the level-sensitive mode from the edge-sensitive mode, the release mode is not switched until a rising edge of the $\overline{\text{STOP}}$ pin input is detected.

(2) Edge-sensitive release mode (RELM = "0")

In this mode, STOP mode is released by a rising edge of the $\overline{\text{STOP}}$ pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin. In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high level. Do not use any STOP2 pin input for releasing STOP mode in edge-sensitive release mode.

Example :Starting STOP mode from NORMAL mode

```

DI         ; IMF ← 0
LD         (SYSCR1), 10010000B ; Starts after specified to the edge-sensitive release mode
    
```




Figure 2-8 Edge-sensitive Release Mode

STOP mode is released by the following sequence.

1. In the dual-clock mode, when returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on; when returning to SLOW1 mode, only the low-frequency clock oscillator is turned on. In the single-clock mode, only the high-frequency clock oscillator is turned on.
2. A warm-up period is inserted to allow oscillation time to stabilize. During warm up, all internal operations remain halted. Four different warm-up times can be selected with the SYSCR1<WUT> in accordance with the resonator characteristics.
3. When the warm-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction.

Note 1: When the STOP mode is released, the start is made after the prescaler and the divider of the timing generator are cleared to "0".

Note 2: STOP mode can also be released by inputting low level on the RESET pin, which immediately performs the normal reset operation.

Note 3: When STOP mode is released with a low hold voltage, the following cautions must be observed. The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (Hysteresis input).

Table 2-2 Warm-up Time Example (at $f_c = 16.0$ MHz, $f_s = 32.768$ kHz)

WUT	Warm-up Time [ms]	
	Return to NORMAL Mode	Return to SLOW Mode
00	12.288	750
01	4.096	250
10	3.072	5.85
11	1.024	1.95

Note 1: The warm-up time is obtained by dividing the basic clock by the divider. Therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered as an approximate value.




Figure 2-9 STOP Mode Start/Release

2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode

IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes.

1. Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered.
3. The program counter holds the address 2 ahead of the instruction which starts these modes.




Figure 2-10 IDLE1/2 and SLEEP1/2 Modes

- Start the IDLE1/2 and SLEEP1/2 modes

After IMF is set to "0", set the individual interrupt enable flag (EF) which releases IDLE1/2 and SLEEP1/2 modes. To start IDLE1/2 and SLEEP1/2 modes, set SYSCR2<IDLE> to "1".

- Release the IDLE1/2 and SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes include a normal release mode and an interrupt release mode. These modes are selected by interrupt master enable flag (IMF). After releasing IDLE1/2 and SLEEP1/2 modes, the SYSCR2<IDLE> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE1/2 and SLEEP1/2 modes.

IDLE1/2 and SLEEP1/2 modes can also be released by inputting low level on the $\overline{\text{RESET}}$ pin. After releasing reset, the operation mode is started from NORMAL1 mode.

(1) Normal release mode (IMF = "0")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled by the individual interrupt enable flag (EF). After the interrupt is generated, the program operation is resumed from the instruction following the IDLE1/2 and SLEEP1/2 modes start instruction. Normally, the interrupt latches (IL) of the interrupt source used for releasing must be cleared to "0" by load instructions.

(2) Interrupt release mode (IMF = "1")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled with the individual interrupt enable flag (EF) and the interrupt processing is started. After the interrupt is processed, the program operation is resumed from the instruction following the instruction, which starts IDLE1/2 and SLEEP1/2 modes.

Note: When a watchdog timer interrupts is generated immediately before IDLE1/2 and SLEEP1/2 modes are started, the watchdog timer interrupt will be processed but IDLE1/2 and SLEEP1/2 modes will not be started.

Not Recommended for New Design




Figure 2-11 IDLE1/2 and SLEEP1/2 Modes Start/Release

2.2.4.3 IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base timer control register (TBTCCR). The following status is maintained during IDLE0 and SLEEP0 modes.

1. Timing generator stops feeding clock to peripherals except TBT.
2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE0 and SLEEP0 modes were entered.
3. The program counter holds the address 2 ahead of the instruction which starts IDLE0 and SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (Disable) peripherals.




Figure 2-12 IDLE0 and SLEEP0 Modes

- Start the IDLE0 and SLEEP0 modes

Stop (Disable) peripherals such as a timer counter.

To start IDLE0 and SLEEP0 modes, set SYSCR2<TGHALT> to “1”.

- Release the IDLE0 and SLEEP0 modes

IDLE0 and SLEEP0 modes include a normal release mode and an interrupt release mode.

These modes are selected by interrupt master flag (IMF), the individual interrupt enable flag of TBT and TBTCR<TBTEN>.

After releasing IDLE0 and SLEEP0 modes, the SYSCR2<TGHALT> is automatically cleared to “0” and the operation mode is returned to the mode preceding IDLE0 and SLEEP0 modes. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to “1”, INTTBT interrupt latch is set to “1”.

IDLE0 and SLEEP0 modes can also be released by inputting low level on the $\overline{\text{RESET}}$ pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: IDLE0 and SLEEP0 modes start/release without reference to TBTCR<TBTEN> setting.

- (1) Normal release mode (IMF•EF6•TBTCR<TBTEN> = “0”)

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK>. After the falling edge is detected, the program operation is resumed from the instruction following the IDLE0 and SLEEP0 modes start instruction. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to “1”, INTTBT interrupt latch is set to “1”.

- (2) Interrupt release mode (IMF•EF6•TBTCR<TBTEN> = “1”)

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK> and INTTBT interrupt processing is started.

Note 1: Because returning from IDLE0, SLEEP0 to NORMAL1, SLOW1 is executed by the asynchronous internal clock, the period of IDLE0, SLEEP0 mode might be the shorter than the period setting by TBTCR<TBTCK>.

Note 2: When a watchdog timer interrupt is generated immediately before IDLE0/SLEEP0 mode is started, the watchdog timer interrupt will be processed but IDLE0/SLEEP0 mode will not be started.




Figure 2-13 IDLE0 and SLEEP0 Modes Start/Release

2.2.4.4 SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warm-up counter.

(1) Switching from NORMAL2 mode to SLOW1 mode

First, set SYSCR2<SYSCK> to switch the main system clock to the low-frequency clock for SLOW2 mode. Next, clear SYSCR2<XEN> to turn off high-frequency oscillation.

Note: The high-frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high-frequency clock when switching from SLOW mode to stop mode.

Example 1 :Switching from NORMAL2 mode to SLOW1 mode.

```

SET      (SYSCR2). 5      ; SYSCR2<SYSCK> ← 1
                          (Switches the main system clock to the low-frequency
                          clock for SLOW2)

CLR      (SYSCR2). 7      ; SYSCR2<XEN> ← 0
                          (Turns off high-frequency oscillation)
    
```

Example 2 :Switching to the SLOW1 mode after low-frequency clock has stabilized.

```

SET      (SYSCR2). 6      ; SYSCR2<XTEN> ← 1

LD       (TC5CR), 43H     ; Sets mode for TC6, 5 (16-bit mode, fs for source)

LD       (TC6CR), 05H     ; Sets warming-up counter mode

LDW     (TTREG5), 8000H   ; Sets warm-up time (Depend on oscillator accompanied)

DI       ; IMF ← 0

SET     (EIRH). 5        ; Enables INTTC6

EI       ; IMF ← 1

SET     (TC6CR). 3       ; Starts TC6, 5

:

PINTTC6: CLR      (TC6CR). 3 ; Stops TC6, 5

SET     (SYSCR2). 5      ; SYSCR2<SYSCK> ← 1
                          (Switches the main system clock to the low-frequency clock)

CLR     (SYSCR2). 7      ; SYSCR2<XEN> ← 0
                          (Turns off high-frequency oscillation)

RETI

:


VINTTC6: DW      PINTTC6 ; INTTC6 vector table
    
```

(2) Switching from SLOW1 mode to NORMAL2 mode

First, set SYSCR2<XEN> to turn on the high-frequency oscillation. When time for stabilization (Warm up) has been taken by the timer/counter (TC6,TC5), clear SYSCR2<SYSCK> to switch the main system clock to the high-frequency clock.

SLOW mode can also be released by inputting low level on the $\overline{\text{RESET}}$ pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: After SYSCK is cleared to "0", executing the instructions is continued by the low-frequency clock for the period synchronized with low-frequency and high-frequency clocks.



Example :Switching from the SLOW1 mode to the NORMAL2 mode (fc = 16 MHz, warm-up time is 4.0 ms).

```

SET      (SYSCR2). 7      ; SYSCR2<XEN> ← 1 (Starts high-frequency oscillation)
LD       (TC5CR), 63H     ; Sets mode for TC6, 5 (16-bit mode, fc for source)
LD       (TC6CR), 05H     ; Sets warming-up counter mode
LD       (TTREG6), 0F8H   ; Sets warm-up time
DI       ; IMF ← 0
SET      (EIRH). 5       ; Enables INTTC6
EI       ; IMF ← 1
SET      (TC6CR). 3      ; Starts TC6, 5
:
PINTTC6: CLR      (TC6CR). 3 ; Stops TC6, 5
          CLR      (SYSCR2). 5 ; SYSCR2<SYSCK> ← 0
          ; (Switches the main system clock to the high-frequency clock)
          RETI
:
VINTTC6: DW       PINTTC6 ; INTTC6 vector table
    
```





Figure 2-14 Switching between the NORMAL2 and SLOW Modes

2.3 Reset Circuit

The TMP86CH22UG has four types of reset generation procedures: An external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Of these reset, the address trap reset, the watchdog timer and the system clock reset are a malfunction reset. When the malfunction reset request is detected, reset occurs during the maximum $24/f_c[s]$.

The malfunction reset circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. Therefore, reset may occur during maximum $24/f_c[s]$ ($1.5\mu s$ at 16.0 MHz) when power is turned on.

Table 2-3 shows on-chip hardware initialization by reset action.

Table 2-3 Initializing Internal Status by Reset Action

On-chip Hardware	Initial Value	On-chip Hardware	Initial Value
Program counter (PC)	(FFFEH)	Prescaler and divider of timing generator	0
Stack pointer (SP)	Not initialized		
General-purpose registers (W, A, B, C, D, E, H, L, IX, IY)	Not initialized		
Jump status flag (JF)	Not initialized	Watchdog timer	Enable
Zero flag (ZF)	Not initialized	Output latches of I/O ports	Refer to I/O port circuitry
Carry flag (CF)	Not initialized		
Half carry flag (HF)	Not initialized		
Sign flag (SF)	Not initialized		
Overflow flag (VF)	Not initialized		
Interrupt master enable flag (IMF)	0		
Interrupt individual enable flags (EF)	0	Control registers	Refer to each of control register
Interrupt latches (IL)	0		
		LCD data buffer	Not initialized
		RAM	Not initialized

2.3.1 External Reset Input

The $\overline{\text{RESET}}$ pin contains a Schmitt trigger (Hysteresis) with an internal pull-up resistor.

When the $\overline{\text{RESET}}$ pin is held at “L” level for at least 3 machine cycles ($12/f_c [s]$) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEh to FFFFh.





Figure 2-15 Reset Circuit

2.3.2 Address trap reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (when WDTCR1<ATAS> is set to "1"), DBR or the SFR area, address trap reset will be generated. The reset time is maximum $24/f_c$ [s] (1.5 μ s at 16.0 MHz).

Note: The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alternative.



Note 1: Address "a" is in the SFR, DBR or on-chip RAM (WDTCR1<ATAS> = "1") space.

Note 2: During reset release, reset vector "r" is read out, and an instruction at address "r" is fetched and decoded.

Figure 2-16 Address Trap Reset

2.3.3 Watchdog timer reset

Refer to Section "Watchdog Timer".

2.3.4 System clock reset

If the condition as follows is detected, the system clock reset occurs automatically to prevent dead lock of the CPU. (The oscillation is continued without stopping.)

- In case of clearing SYSCR2<XEN> and SYSCR2<XTEN> simultaneously to "0".
- In case of clearing SYSCR2<XEN> to "0", when the SYSCR2<SYSCK> is "0".
- In case of clearing SYSCR2<XTEN> to "0", when the SYSCR2<SYSCK> is "1".

The reset time is maximum $24/f_c$ (1.5 μ s at 16.0 MHz).

Not for New Design

Not Recommended
for New Design



Not Recommended
for New Design

3. Interrupt Control Circuit

The TMP86CH22UG has a total of 18 interrupt sources excluding reset. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest are maskable.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

Interrupt Factors		Enable Condition	Interrupt Latch	Vector Address	Priority
Internal/External	(Reset)	Non-maskable	–	FFFE	1
Internal	INTSWI (Software interrupt)	Non-maskable	–	FFFC	2
Internal	INTUNDEF (Executed the undefined instruction interrupt)	Non-maskable	–	FFFC	2
Internal	INTATRAP (Address trap interrupt)	Non-maskable	IL2	FFFA	2
Internal	INTWDT (Watchdog timer interrupt)	Non-maskable	IL3	FFF8	2
External	$\overline{INT0}$	IMF•EF4 = 1, INTOEN = 1	IL4	FFF6	5
External	INT1	IMF•EF5 = 1	IL5	FFF4	6
Internal	INTTBT	IMF•EF6 = 1	IL6	FFF2	7
Internal	INTTC1	IMF•EF7 = 1	IL7	FFF0	8
Internal	INTSIO	IMF•EF8 = 1	IL8	FFEE	9
External	INT2	IMF•EF9 = 1	IL9	FFEC	10
Internal	INTRXD	IMF•EF10 = 1	IL10	FFEA	11
Internal	INTTXD	IMF•EF11 = 1	IL11	FFE8	12
-	Reserved	IMF•EF12 = 1	IL12	FFE6	13
Internal	INTTC6	IMF•EF13 = 1	IL13	FFE4	14
Internal	INTRTC	IMF•EF14 = 1	IL14	FFE2	15
Internal	INTADC	IMF•EF15 = 1	IL15	FFE0	16
-	Reserved	IMF•EF16 = 1	IL16	FFBE	17
External	INT3	IMF•EF17 = 1	IL17	FFBC	18
Internal	INTTC5	IMF•EF18 = 1	IL18	FFBA	19
External	$\overline{INT5}$	IMF•EF19 = 1	IL19	FFB8	20
-	Reserved	IMF•EF20 = 1	IL20	FFB6	21
-	Reserved	IMF•EF21 = 1	IL21	FFB4	22
-	Reserved	IMF•EF22 = 1	IL22	FFB2	23
-	Reserved	IMF•EF23 = 1	IL23	FFB0	24

Note 1: To use the address trap interrupt (INTATRAP), clear WDTTCR1<ATOUT> to “0” (It is set for the “reset request” after reset is cancelled). For details, see “Address Trap”.

Note 2: To use the watchdog timer interrupt (INTWDT), clear WDTTCR1<WDTOUT> to “0” (It is set for the “Reset request” after reset is released). For details, see “Watchdog Timer”.

Note 3: If an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed. For details, refer to the corresponding notes in the chapter on the AD converter.

3.1 Interrupt latches (IL19 to IL2)

An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the undefined instruction interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested to accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to “0” immediately after accepting interrupt. All interrupt latches are initialized to “0” during reset.

The interrupt latches are located on address 002EH, 003CH and 003DH in SFR area. Each latch can be cleared to "0" individually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.

Interrupt latches are not set to "1" by an instruction.

Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Clears interrupt latches

```
DI                ; IMF ← 0
LDW              (ILL), 1110100000111111B ; IL12, IL10 to IL6 ← 0
EI                ; IMF ← 1
```

Example 2 :Reads interrupt latches

```
LD              WA, (ILL) ; W ← ILH, A ← ILL
```

Example 3 :Tests interrupt latches

```
TEST           (ILL), 7 ; if IL7 = 1 then jump
JR            F, SSET
```

3.2 Interrupt enable register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 002CH, 003AH and 003BH in SFR area, and they can be read and written by an instructions (including read-modify-write instructions such as bit manipulation or operation instructions).

3.2.1 Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable interrupt. While IMF = "0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0".

3.2.2 Individual interrupt enable flags (EF19 to EF4)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to “1” enables acceptance of its interrupt, and setting the bit to “0” disables acceptance. During reset, all the individual interrupt enable flags (EF19 to EF4) are initialized to “0” and all maskable interrupts are not accepted until they are set to “1”.

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)
 In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Enables interrupts individually and sets IMF

```

DI                                     : IMF ← 0
LDW      (EIRL), 1110100010100000B    : EF15 to EF13, EF11, EF7, EF5 ← 1
:                                       : Note: IMF should not be set.
:
EI                                     : IMF ← 1
    
```


Example 2 :C compiler description example

```

unsigned int _io (3AH) EIRL;          /* 3AH shows EIRL address */
_DI();
EIRL = 10100000B;
:
_EI();
    
```

Not Recommended for New Design


Interrupt Latches



ILH (003DH)

ILL (003CH)

ILE
(002EH)




ILE (002EH)

IL19 to IL2	Interrupt latches	at RD 0: No interrupt request 1: Interrupt request	at WR 0: Clears the interrupt request 1: (Interrupt latch is not set.)	R/W
-------------	-------------------	--	--	-----

- Note 1: To clear any one of bits IL7 to IL4, be sure to write "1" into IL2 and IL3.
- Note 2: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction).
 In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".
- Note 3: Do not clear IL with read-modify-write instructions such as bit operations.


Interrupt Enable Registers



EIRH (003BH)

EIRL (003AH)

EIRE
(002CH)



EIRE (002CH)

EF19 to EF4	Individual-interrupt enable flag (Specified for each bit)	0: Disables the acceptance of each maskable interrupt. 1: Enables the acceptance of each maskable interrupt.	R/W
IMF	Interrupt master enable flag	0: Disables the acceptance of all maskable interrupts 1: Enables the acceptance of all maskable interrupts	

- Note 1: *: Don't care
- Note 2: Do not set IMF and the interrupt enable flag (EF15 to EF4) to "1" at the same time.
- Note 3: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction).
 In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".


3.3 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to “0” by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (2 μs @16 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 3-1 shows the timing chart of interrupt acceptance processing.

3.3.1 Interrupt acceptance processing is packaged as follows.

- The interrupt master enable flag (IMF) is cleared to “0” in order to disable the acceptance of any following interrupt.
- The interrupt latch (IL) for the interrupt source accepted is cleared to “0”.
- The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (Pushed) on the stack in sequence of PSW + IMF, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
- The entry address (Interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
- The instruction stored at the entry address of the interrupt service program is executed.

Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved.



Note 1: a: Return address entry address, b: Entry address, c: Address which RETI instruction is stored

Note 2: On condition that interrupt is enabled, it takes 38/fc [s] or 38/fs [s] at maximum (If the interrupt latch is set at the first machine cycle on 10 cycle instruction) to start interrupt acceptance processing since its interrupt latch is set.

Figure 3-1 Timing Chart of Interrupt Acceptance/Return Interrupt Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program




Figure 3-2 Vector table address,Entry address

A maskable interrupt is not accepted until the IMF is set to “1” even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to “1” in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to “1”. As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.

3.3.2 Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.

3.3.2.1 Using PUSH and POP instructions

If only a specific register is saved or interrupts of the same source are nested, general-purpose registers can be saved/restored using the PUSH/POP instructions.

Example :Save/store register using PUSH and POP instructions




Figure 3-3 Save/store register using PUSH and POP instructions


3.3.2.2 Using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.

Example :Save/store register using data transfer instructions

```

PINTxx:    LD      (GSAVA), A      ; Save A register
           (interrupt processing)
           LD      A, (GSAVA)     ; Restore A register
           RETI                    ; RETURN
    
```



Saving/Restoring general-purpose registers using PUSH/POP data transfer instruction

Figure 3-4 Saving/Restoring General-purpose Registers under Interrupt Processing

3.3.3 Interrupt return

Interrupt return instructions [RETI]/[RETN] perform as follows.

[RETI]/[RETN] Interrupt Return
1. Program counter (PC) and program status word (PSW, includes IMF) are restored from the stack.
2. Stack pointer (SP) is incremented by 3.

As for address trap interrupt (INTATRAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program.

Note: If [RETN] is executed with the above data unaltered, the program returns to the address trap area and INTATRAP occurs again. When interrupt acceptance processing has completed, stacked data for PCL and PCH are located on address (SP + 1) and (SP + 2) respectively.

Example 1 :Returning from address trap interrupt (INTATRAP) service program

```

PINTxx:    POP     WA              ; Recover SP by 2
           LD      WA, Return Address ;
           PUSH   WA              ; Alter stacked data
           (interrupt processing)
           RETN                    ; RETURN
    
```

Example 2 :Restarting without returning interrupt
(In this case, PSW (Includes IMF) before interrupt acceptance is discarded.)

```

PINTxx:      INC      SP      ; Recover SP by 3
              INC      SP      ;
              INC      SP      ;
              (interrupt processing)
              LD      EIRL, data ; Set IMF to "1" or clear it to "0"
              JP      Restart Address ; Jump into restarting address
    
```

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note 1: It is recommended that stack pointer be return to rate before INTATRAP (Increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).

Note 2: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

3.4 Software Interrupt (INTSW)

Executing the SWI instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the SWI instruction only for detection of the address error or for debugging.

3.4.1 Address error detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. Address trap reset is generated in case that an instruction is fetched from RAM, DBR or SFR areas.

3.4.2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

3.5 Undefined Instruction Interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

3.6 Address Trap Interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (Address trapped area) causes reset output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

Note: The operating mode under address trapped, whether to be reset output or interrupt processing, is selected on watchdog timer control register (WDTCSR).

3.7 External Interrupts

The TMP86CH22UG has 5 external interrupt inputs. These inputs are equipped with digital noise reject circuits (Pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT3. The $\overline{\text{INT0}}$ /P63 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and $\overline{\text{INT0}}$ /P63 pin function selection are performed by the external interrupt control register (EINTCR).

Source	Pin	Enable Conditions	Release Edge	Digital Noise Reject
INT0	$\overline{\text{INT0}}$	IMF • EF4 • INTOEN=1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT1	INT1	IMF • EF5 = 1	Falling edge or Rising edge	Pulses of less than 15/fc or 63/fc [s] are eliminated as noise. Pulses of 49/fc or 193/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT2	INT2	IMF • EF9 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT3	INT3	IMF • EF17 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT5	$\overline{\text{INT5}}$	IMF • EF19 = 1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.

Note 1: In NORMAL 1/2 or IDLE 1/2 mode, if a signal with no noise is input on an external interrupt pin, it takes a maximum of "signal establishment time + 6/fs[s]" from the input signal's edge to set the interrupt latch.

Note 2: When INTOEN = "0", IL4 is not set even if a falling edge is detected on the $\overline{\text{INT0}}$ pin input.

Note 3: When a pin with more than one function is used as an output and a change occurs in data or input/output status, an interrupt request signal is generated in a pseudo manner. In this case, it is necessary to perform appropriate processing such as disabling the interrupt enable flag.

External Interrupt Control Register

EINTCR	7	6	5	4	3	2	1	0	
(0037H)	INT1NC	INT0EN	-	-	INT3ES	INT2ES	INT1ES		(Initial value: 00** 000*)

INT1NC	Noise reject time select	0: Pulses of less than $63/f_c$ [s] are eliminated as noise 1: Pulses of less than $15/f_c$ [s] are eliminated as noise	R/W
INT0EN	P63/ $\overline{\text{INT0}}$ pin configuration	0: P63 input/output port 1: $\overline{\text{INT0}}$ pin (Port P63 should be set to an input mode)	R/W
INT3 ES	INT3 edge select	0: Rising edge 1: Falling edge	R/W
INT2 ES	INT2 edge select	0: Rising edge 1: Falling edge	R/W
INT1 ES	INT1 edge select	0: Rising edge 1: Falling edge	R/W

Note 1: f_c : High-frequency clock [Hz], *: Don't care

Note 2: When the system clock frequency is switched between high and low or when the external interrupt control register (EINTCR) is overwritten, the noise canceller may not operate normally. It is recommended that external interrupts are disabled using the interrupt enable register (EIR).

Note 3: The maximum time from modifying INT1NC until a noise reject time is changed is $2^9/f_c$.

Not Recommended for New Design

4. Special Function Register (SFR)

The TMP86CH22UG adopts the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR) or the data buffer register (DBR). The SFR is mapped on address 0000H to 003FH, DBR is mapped on address 0F80H to 0FFFH.

This chapter shows the arrangement of the special function register (SFR) and data buffer register (DBR) for TMP86CH22UG.

4.1 SFR

Address	Read	Write
0000H		Reserved
0001H		P1DR
0002H		P2DR
0003H		P3DR
0004H		P3OUTCR
0005H		P5DR
0006H		P6DR
0007H		P7DR
0008H		Reserved
0009H		P1CR
000AH		P5CR
000BH		P6CR1
000CH		P6CR2
000DH		P7CR
000EH		ADCCR1
000FH		ADCCR2
0010H		TREG1AL
0011H		TREG1AM
0012H		TREG1AH
0013H		TREG1B
0014H		TC1CR1
0015H		TC1CR2
0016H	TC1SR	-
0017H		RTCCR
0018H		Reserved
0019H		Reserved
001AH		TC5CR
001BH		TC6CR
001CH		Reserved
001DH		Reserved
001EH		TTREG5
001FH		TTREG6
0020H	ADCDR2	-
0021H	ADCDR1	-
0022H		Reserved
0023H		Reserved
0024H		Reserved
0025H	UARTSR	UARTCR1

Address	Read	Write
0026H	-	UARTCR2
0027H		LCDCR
0028H		Reserved
0029H		Reserved
002AH		PWREG5
002BH		PWREG6
002CH		EIRE
002DH		Reserved
002EH		ILE
002FH		Reserved
0030H		Reserved
0031H		Reserved
0032H		Reserved
0033H		Reserved
0034H	-	WDTCR1
0035H	-	WDTCR2
0036H		TBTCR
0037H		EINTCR
0038H		SYSCR1
0039H		SYSCR2
003AH		EIRL
003BH		EIRH
003CH		ILL
003DH		ILH
003EH		Reserved
003FH		PSW

Note 1: Do not access reserved areas by the program.

Note 2: - ; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

Not For New Design

4.2 DBR

Address	Read	Write
0F80H		Reserved
0F81H		Reserved
0F82H		Reserved
0F83H		Reserved
0F84H		SEG9
0F85H		SEG11/10
0F86H		SEG13/12
0F87H		SEG15/14
0F88H		SEG17/16
0F89H		SEG19/18
0F8AH		SEG21/20
0F8BH		SEG23/22
0F8CH		SEG25/24
0F8DH		SEG27/26
0F8EH		SEG29/28
0F8FH		SEG31/30
0F90H		SIOBR0
0F91H		SIOBR1
0F92H		SIOBR2
0F93H		SIOBR3
0F94H		SIOBR4
0F95H		SIOBR5
0F96H		SIOBR6
0F97H		SIOBR7
0F98H	-	SIOCR1
0F99H	SIOSR	SIOCR2
0F9AH	-	STOPCR
0F9BH	RDBUF	TDBUF
0F9CH	P2PRD	-
0F9DH	P3PRD	-
0F9EH		P1LCR
0F9FH		P5LCR

Address	Read	Write
0FA0H		P7LCR
0FA1H		Reserved
0FA2H		Reserved
0FA3H		Reserved
0FA4H		Reserved
0FA5H		Reserved
0FA6H		Reserved
0FA7H		Reserved
0FA8H		Reserved
0FA9H		Reserved
0FAAH		Reserved
0FABH		Reserved
0FACH		Reserved
0FADH		Reserved
0FAEH		Reserved
0FAFH		Reserved
0FB0H		Reserved
0FB1H		Reserved
0FB2H		Reserved
0FB3H		Reserved
0FB4H		Reserved
0FB5H		Reserved
0FB6H		Reserved
0FB7H		Reserved
0FB8H		Reserved
0FB9H		Reserved
0FBAH		Reserved
0FBBH		Reserved
0FBCH		Reserved
0FBDH		Reserved
0FBEH		Reserved
0FBFH		Reserved

Address	Read	Write
0FC0H		Reserved
::		::
0FDFH		Reserved

Address	Read	Write
0FE0H		Reserved
::		::
0FFFH		Reserved

Note 1: Do not access reserved areas by the program.

Note 2: – ; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

5. I/O Ports


The TMP86CH22UG have 6 parallel input/output ports (33 pins) as follows.

	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, UART input/output, serial interface input/output and segment output.
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.
Port P3	2-bit I/O port 1-bit output port	Timer/counter input/output and divider output.
Port P5	8-bit I/O port	LCD Segment output.
Port P6	4-bit I/O port	Analog input, external interrupt input, timer/counter input and STOP mode release signal input.
Port P7	7-bit I/O port	LCD Segment output.

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several timer before processing. Figure 5-1 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.



Note: The positions of the read and write cycles may vary, depending on the instruction.

Figure 5-1 Input/Output Timing (Example)

5.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is specified by the P1 control register (P1CR).

During reset, the P1DR, P1CR and P1LCR are initialized to "0".

Port P1 is also used as UART input/output, an external interrupt input, serial interface input/output and segment output of LCD. It is necessary to set registers for using each function. The following table shows register programming for multi function ports. When the port P16 is used, set not only P16 port registers but also P31 port register. Also set not only port P17 registers but also P32 register similarly. Though the TMP86CH22UG do not have P31 and P32 ports, it is necessary to set P3 port registers for keeping software compatibility with TMP86C923XB. For detail, refer to Table 5-2 and Table 5-3 and then refer to description of P3OUTCR and P3DR registers.

Table 5-1 Register programming for P15 to P10

Function (Port P15 to P10)	Programmed Value		
	P1DR[5:0]	P1CR[5:0]	P1LCR[5:0]
Port input, UART input, SIO input or external interrupt input	*	"0"	"0"
Port "0" output	"0"	"1"	"0"
Port "1" output and UART output	"1"	"1"	"0"
LCD segment output	*	*	"1"

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-2 Register programming for P16

Function (Port P16)	Programmed Value				
	P1DR[6]	P1CR[6]	P1LCR[6]	P3DR[1]	P3OUTCR[1] (SIOEN1)
SIO output	*	"0"	"0"	"1"	"1"
Port input	*	"0"	"0"		"0"
Port "0" output	"0"	"1"	"0"		"0"
Port "1" output	"1"	"1"	"0"		"0"
LCD segment output	*	*	"1"		"1"

Note 1: When P16 is used as port output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

STEP 1. P3OUTCR<SIOEN1> = "0"

STEP 2. P1LCR[6] = "0"

STEP 3. P1CR[6] = "1"

Note 2: When P16 is used as SO output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

STEP 1. P1LCR[6] = "0"

STEP 2. P1CR[6] = "0"

STEP 3. P3OUTCR<SIOEN1> = "1"

Note 3: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-3 Register programming for P17

Function (Port P17)	Programmed Value				
	P1DR[7]	P1CR[7]	P1LCR[7]	P3DR[2]	P3OUTCR[2] (SIOEN2)
SIO output	*	"0"	"0"	"1"	"1"
Port input or SIO input	*	"0"	"0"		"0"
Port "0" output	"0"	"1"	"0"		"0"
Port "1" output	"1"	"1"	"0"		"0"
LCD segment output	*	*	"1"		"0"

Note 1: When P17 is used as port output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

- STEP 1. P3OUTCR<SIOEN2> = "0"
- STEP 2. P1LCR[7] = "0"
- STEP 3. P1CR[7] = "1"

Note 2: When P17 is used as SCK output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

- STEP 1. P1LCR[7]="0"
- STEP 2. P1CR[7]="0"
- STEP 3. P3OUTCR<SIOEN2>="1"

Note 3: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-4 Values Read from P1DR and register programming

Conditions		Values Read from P1DR
P1CR	P1LCR	
"0"	"0"	Terminal input data
"0"	"1"	"0"
"1"	"0"	Output latch contents
	"1"	

Not for New Design




Figure 5-2 Port 1

P1DR (0001H) R/W	P17 SEG24 SCK	P16 SEG25 SO	P15 SEG26 SI	P14 SEG27 INT3	P13 SEG28 INT2	P12 SEG29 INT1	P11 SEG30 TXD	P10 SEG31 RXD	(Initial value: 0000 0000)
P1LCR (0F9EH)									(Initial value: 0000 0000)
P1LCR	Port P1/segment output control (set for each bit individually)							0: P1 input/output port or secondary function (except for segment) 1: Segment output	R/W
P1CR (0009H)									(Initial value: 0000 0000)
P1CR	P1 port input/output control (set for each bit individually)							0: Input mode, SO output or SCK output 1: Output mode	R/W

Note 1: When P16 and P17 is used as port output or SIO output, set in order each registers according to notes of Table 5-2 and Table 5-3.

Note 2: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch (P1DR) contents for the port in input mode might be changed by executing a bit manipulation instruction.

5.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port.

It is also used as an external interrupt, a STOP mode release signal input, and low-frequency crystal oscillator connection pins. When used as an input port or a secondary function pins, respective output latch (P2DR) should be set to “1”.

During reset, the output latch is initialized to “1”.

A low-frequency crystal oscillator (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If it is used as an output port, the interrupt latch is set on the falling edge of the output pulse.

P2 port output latch (P2DR) and P2 port terminal input (P2PRD) are located on their respective address.

When read the output latch data, the P2DR register should be read and when read the terminal input data, the P2PRD register should be read. If a read instruction is executed for port P2, read data of bits 7 to 3 are unstable.





Figure 5-3 Port 2



Note: Port P20 is used as $\overline{\text{STOP}}$ pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.

5.3 Port P3 (P37, P34 to P33)

Port P3 is a 1-bit output and a 2-bit input/output port. It can be selected whether output circuit of P34 to P33 port is C-MOS output or a sink open drain individually, by setting P3OUTCR. When a corresponding bit of P3OUTCR is "0", the output circuit is selected to a sink open drain and when a corresponding bit of P3OUTCR is "1", the output circuit is selected to a C-MOS output.

During reset, the P3DR is initialized to "1", and the P3OUTCR is initialized to "0".

Port P3 is also used as a timer/counter input/output, divider output. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address. When read the output latch data, the P3DR should be read and when read the terminal input data, the P3PRD register should be read. If a read instruction is executed for each registers of P3 port, read data of reserved bits are unstable.

Table 5-5 Register programming for P34 to P33

Function (Port P34 to P33)	Programmed Value	
	P3DR[4:3]	P3OUTCR[4:3]
Port input or timer counter input	"1"	"0"
Port "0" output	"0"	Programming for each applications
Port "1" output or timer counter output	"1"	

Table 5-6 Register programming for P37

Function (Port P37)	Programmed Value
	P3DR[7]
Port "0" output	"0"
Port "1" output or divider output	"1"




Figure 5-4 Port 3

	7	6	5	4	3	2	1	0	
P3DR (0003H) R/W	P37 DVO			P34 PWM5 PDO5 TC5	P33 PWM6 PDO6 PPG6 TC6	"1"	"1"	"1"	(Initial value: 1**1 1***)

Note 1: Make sure to write "1" to bit2 to bit0 in P3DR.

Note 2: If a read instruction is executed for P3DR, read data of bits 6 to 5 and bit 2 to 0 are unstable.

	7	6	5	4	3	2	1	0	
P3OUTCR (0004H)				P34	P33	SIOEN2	SIOEN1	"0"	(Initial value: **** 0000)

P34, P33	Port P3 output circuit control (set for each bit individually)	0: Sink open-drain output 1: C-MOS output	R/W
SIOEN2	Port P17 control	0: SCK input, Port input, Port output or LCD output 1: SCK output	
SIOEN1	Port P16 control	0: Port input, Port output or LCD output 1: SO output	

Note 1: When P16 and P17 is used as port output or SIO output, set in order each registers according to notes of Table 1-2 and Table 1-3.

Note 2: If a read instruction is executed for P3OUTCR, read data of bits 7 to 5 and bit 0 are unstable.

Note 3: Make sure to write "0" to bit 0 in P3OUTCR.

	7	6	5	4	3	2	1	0	
P3PRD (0F9DH) Read only				P34	P33				

Note 1: If a read instruction is executed for P3PRD, read data of bits 7 to 5 and bits 2 to 0 are unstable.

Not Recommended for New Design

5.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is specified by the P5 control register (P5CR).

During reset, the P5DR, P5CR and P5LCR are initialized to "0".

Port P5 is also used as a segment output of LCD. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.


Table 5-7 Register programming for P57 to P50

Function (Port P57 to P50)	Programmed Value		
	P5DR[7:0]	P5CR[7:0]	P5LCR[7:0]
Port input	*	"0"	"0"
Port "0" output	"0"	"1"	"0"
Port "1" output and UART output	"1"	"1"	"0"
LCD segment output	*	*	"1"

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-8 Values Read from P5DR and register programming

Conditions		Values Read from P5DR
P5CR	P5LCR	
"0"	"0"	Terminal input data
"0"	"1"	"0"
"1"	"0"	Output latch contents
	"1"	



Note1 : i = 7 to 0
Note2 : STOP is bit7 in SYSCR1
Note3 : OUTEN is bit4 in SYSCR1

Figure 5-5 Port 5

P5DR (0005H) R/W	7	6	5	4	3	2	1	0	
	P57 SEG16	P56 SEG17	P55 SEG18	P54 SEG19	P53 SEG20	P52 SEG21	P51 SEG22	P50 SEG23	(Initial value: 0000 0000)

P5LCR (0F9FH)	7	6	5	4	3	2	1	0	
									(Initial value: 0000 0000)

P5LCR	Port P5/segment output control (set for each bit individually)	0: P5 input/output port 1: LCD segment output	R/W
-------	---	--	-----

P5CR (000AH)	7	6	5	4	3	2	1	0	
									(Initial value: 0000 0000)

P5CR	P5 port input/output control (set for each bit individually)	0: Input mode 1: Output mode	R/W
------	---	---------------------------------	-----

Note: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch (P5DR) contents for the port in input mode might be changed by executing a bit manipulation instruction.

Not Recommended for New Design

5.5 Port P6 (P64 to P61)

Port P6 is an 4-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is specified by the P6 control register (P6CR1) and input control register (P6CR2).

During reset, the output latch (P6DR) and P6CR1 are initialized to "0", P6CR2 is initialized to "1".

Port P6 is also used as an analog input, Key on Wake up input, timer/counter input and external interrupt input. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.

Table 5-9 Register programming for P64 to P61

Function (Port P64 to P61)	Programmed Value		
	P6DR[4:1]	P6CR1[4:1]	P6CR2[4:1]
Port input, external interrupt input or timer counter input	*	"0"	"1"
Analog input or Key on wake up input	*	"0"	"0"
Port "0" output	"0"	"1"	*
Port "1" output	"1"	"1"	*

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-10 Values Read from P6DR and register programming

Conditions		Values Read from P6DR
P6CR1	P6CR2	
"0"	"0"	"0"
"0"	"1"	Terminal input data
"1"	"0"	Output latch contents
	"1"	

Not Ready for New




Figure 5-6 Port 6 and P6CR

	7	6	5	4	3	2	1	0	
P6DR (0006H) R/W				P64 AIN4 STOP2	P63 AIN3 INT0	P62 AIN2 ECNT	P61 AIN1 ECIN		(Initial value: ***0 000*)
	7	6	5	4	3	2	1	0	
P6CR1 (000BH)	"0"	"0"	"0"					"0"	(Initial value: ***0 000*)
P6CR1	I/O control for port P6 (Specified for each bit)						0: Port input, Key on wake up input, Analog input, external input or timer counter input 1: Port output		R/W

Note 1: Make sure to write "0" to bit7 to bit5, bit0 in P6CR1.

	7	6	5	4	3	2	1	0	
P6CR2 (000CH)									(Initial value: ***1 111*)
P6CR2	P6 port input control (Specified for each bit)						0: Analog input or Key on wake up input 1: Port input, external interrupt input or timer counter input		R/W

5.6 Port P7 (P76 to P70)

Port P7 is a 7-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is specified by the P7 control register (P7CR).

During reset, the P7DR, P7CR and P7LCR are initialized to "0".

Port P7 is also used as a segment output of LCD. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.


Table 5-11 Register programming for P76 to P70

Function (Port P76 to P70)	Programmed Value		
	P7DR[6:0]	P7CR[6:0]	P7LCR[6:0]
Port input	*	"0"	"0"
Port "0" output	"0"	"1"	"0"
Port "1" output and UART output	"1"	"1"	"0"
LCD segment output	*	*	"1"

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-12 Values Read from P7DR and register programming

Conditions		Values Read from P7DR
P7CR	P7LCR	
"0"	"0"	Terminal input data
"0"	"1"	"0"
"1"	"0"	Output latch contents
	"1"	



Note1 : i = 6 to 0
Note2 : STOP is bit7 in SYSCR1.
Note3 : OUTEN is bit4 in SYSCR1.

Figure 5-7 Port 7

P7DR (0007H) R/W	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
		P76 SEG9	P75 SEG10	P74 SEG11	P73 SEG12	P72 SEG13	P71 SEG14	P70 SEG15	

P7LCR (0FA0H)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
	"0"								

P7LCR	Port P7/segment output control (set for each bit individually)	0: P7 input/output port 1: LCD segment output	R/W
-------	---	--	-----

Note: Because the LCD driver does not operate correctly, always set "0" to bit7 of P7LCR.

P7CR (000DH)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)

P7CR	P7 port input/output control (set for each bit individually)	0: Input mode 1: Output mode	R/W
------	---	---------------------------------	-----

Note: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch (P7DR) contents for the port in input mode might be changed by executing a bit manipulation instruction.

Not Recommended for New Design

Not Recommended
for New Design

6. Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to detect rapidly the CPU malfunctions such as endless loops due to spurious noises or the deadlock conditions, and return the CPU to a system recovery routine.

The watchdog timer signal for detecting malfunctions can be programmed only once as “reset request” or “interrupt request”. Upon the reset release, this signal is initialized to “reset request”.

When the watchdog timer is not used to detect malfunctions, it can be used as the timer to provide a periodic interrupt.

Note: Care must be taken in system design since the watchdog timer functions are not be operated completely due to effect of disturbing noise.

6.1 Watchdog Timer Configuration




Figure 6-1 Watchdog Timer Configuration

6.2 Watchdog Timer Control

The watchdog timer is controlled by the watchdog timer control registers (WDTCR1 and WDTCR2). The watchdog timer is automatically enabled after the reset release.

6.2.1 Malfunction Detection Methods Using the Watchdog Timer

The CPU malfunction is detected, as shown below.


1. Set the detection time, select the output, and clear the binary counter.
2. Clear the binary counter repeatedly within the specified detection time.

If the CPU malfunctions such as endless loops or the deadlock conditions occur for some reason, the watchdog timer output is activated by the binary-counter overflow unless the binary counters are cleared. When WDTCR1<WDTOUT> is set to “1” at this time, the reset request is generated and then internal hardware is initialized. When WDTCR1<WDTOUT> is set to “0”, a watchdog timer interrupt (INTWDT) is generated.


The watchdog timer temporarily stops counting in the STOP mode including the warm-up or IDLE/SLEEP mode, and automatically restarts (continues counting) when the STOP/IDLE/SLEEP mode is inactivated.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When the clear code 4EH is written, only the binary counter is cleared, but not the internal divider. The minimum binary-counter overflow time, that depends on the timing at which the clear code (4EH) is written to the WDTCR2 register, may be 3/4 of the time set in WDTCR1<WDTT>. Therefore, write the clear code using a cycle shorter than 3/4 of the time set to WDTCR1<WDTT>.

Example :Setting the watchdog timer detection time to $2^{21}/fc$ [s], and resetting the CPU malfunction detection




Watchdog Timer Control Register 1



WDTEN	Watchdog timer enable/disable	0: Disable (Writing the disable code to WDTCR2 is required.) 1: Enable	Write only		
WDTT	Watchdog timer detection time [s]	NORMAL1/2 mode		Write only	
			SLOW1/2 mode		
		DV7CK = 0	DV7CK = 1		
		00	$2^{25}/fc$ $2^{17}/fs$		$2^{17}/fs$
		01	$2^{23}/fc$ $2^{15}/fs$		$2^{15}/fs$
10	$2^{21}/fc$ $2^{13}/fs$	$2^{13}/fs$			
11	$2^{19}/fc$ $2^{11}/fs$	$2^{11}/fs$			
WDTOUT	Watchdog timer output select	0: Interrupt request 1: Reset request	Write only		

- Note 1: After clearing WDTOUT to "0", the program cannot set it to "1".
- Note 2: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care
- Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions. If WDTCR1 is read, a don't care is read.
- Note 4: To activate the STOP mode, disable the watchdog timer or clear the counter immediately before entering the STOP mode. After clearing the counter, clear the counter again immediately after the STOP mode is inactivated.
- Note 5: To clear WDTEN, set the register in accordance with the procedures shown in "1.2.3 Watchdog Timer Disable".

Watchdog Timer Control Register 2



WDTCR2	Write Watchdog timer control code	4EH: Clear the watchdog timer binary counter (Clear code) B1H: Disable the watchdog timer (Disable code) D2H: Enable assigning address trap area Others: Invalid	Write only
--------	-----------------------------------	---	------------

- Note 1: The disable code is valid only when WDTCR1<WDTEN> = 0.
- Note 2: *: Don't care
- Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.
- Note 4: Write the clear code 4EH using a cycle shorter than 3/4 of the time set in WDTCR1<WDTT>.

6.2.2 Watchdog Timer Enable

Setting WDTCR1<WDTEN> to "1" enables the watchdog timer. Since WDTCR1<WDTEN> is initialized to "1" during reset, the watchdog timer is enabled automatically after the reset release.

6.2.3 Watchdog Timer Disable

To disable the watchdog timer, set the register in accordance with the following procedures. Setting the register in other procedures causes a malfunction of the microcontroller.

1. Set the interrupt master flag (IMF) to “0”.
2. Set WDTCR2 to the clear code (4EH).
3. Set WDTCR1<WDTEN> to “0”.
4. Set WDTCR2 to the disable code (B1H).

Note: While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.

Example :Disabling the watchdog timer

```
DI          : IMF ← 0
LD          (WDTCR2), 04EH      : Clears the binary counter
LDW        (WDTCR1), 0B101H    : WDTEN ← 0, WDTCR2 ← Disable code
```

Table 6-1 Watchdog Timer Detection Time (Example: $f_c = 16.0$ MHz, $f_s = 32.768$ kHz)

WDTT	Watchdog Timer Detection Time[s]		
	NORMAL 1/2 mode		SLOW mode
	DV7CK = 0	DV7CK = 1	
00	2.097	4	4
01	524.288 m	1	1
10	131.072 m	250 m	250 m
11	32.768 m	62.5 m	62.5 m

6.2.4 Watchdog Timer Interrupt (INTWDT)

When WDTCR1<WDTOUT> is cleared to “0”, a watchdog timer interrupt request (INTWDT) is generated by the binary-counter overflow.

A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new watchdog timer interrupt is processed immediately and the previous interrupt is held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.

Example :Setting watchdog timer interrupt

```
LD          SP, 023FH          : Sets the stack pointer
LD          (WDTCR1), 00001000B : WDTOUT ← 0
```

6.2.5 Watchdog Timer Reset

When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to “1”, a watchdog timer reset request is generated. When a watchdog timer reset request is generated, the internal hardware is reset. The reset time is maximum $24/fc$ [s] ($1.5 \mu s$ @ $fc = 16.0$ MHz).

Note: When a watchdog timer reset is generated in the SLOW1 mode, the reset time is maximum $24/fc$ (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.




Figure 6-2 Watchdog Timer Interrupt

Not Recommended for New Designs

6.3 Address Trap

The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address traps.

Watchdog Timer Control Register 1

WDTCR1 (0034H)	7	6	5	4	3	2	1	0	(Initial value: **11 1001)
			ATAS	ATOUT	(WDTEN)	(WDTT)	(WDTOUT)		

ATAS	Select address trap generation in the internal RAM area	0: Generate no address trap 1: Generate address traps (After setting ATAS to "1", writing the control code D2H to WDTCR2 is required)	Write only
ATOUT	Select operation at address trap	0: Interrupt request 1: Reset request	

Watchdog Timer Control Register 2

WDTCR2 (0035H)	7	6	5	4	3	2	1	0	(Initial value: **** ***)

WDTCR2	Write Watchdog timer control code and address trap area control code	D2H: Enable address trap area selection (ATRAP control code) 4EH: Clear the watchdog timer binary counter (WDT clear code) B1H: Disable the watchdog timer (WDT disable code) Others: Invalid	Write only
--------	--	--	------------

6.3.1 Selection of Address Trap in Internal RAM (ATAS)

WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute an instruction in the internal RAM area, clear WDTCR1<ATAS> to "0". To enable the WDTCR1<ATAS> setting, set WDTCR1<ATAS> and then write D2H to WDTCR2.

Executing an instruction in the SER or DBR area generates an address trap unconditionally regardless of the setting in WDTCR1<ATAS>.

6.3.2 Selection of Operation at Address Trap (ATOUT)

When an address trap is generated, either the interrupt request or the reset request can be selected by WDTCR1<ATOUT>.

6.3.3 Address Trap Interrupt (INTATRAP)

While WDTCR1<ATOUT> is "0", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap interrupt (INTATRAP) will be generated.

An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When an address trap interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new address trap is processed immediately and the previous interrupt is held pending. Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate address trap interrupts, set the stack pointer beforehand.

6.3.4 Address Trap Reset

While WDTCR1<ATOUT> is “1”, if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is “1”), DBR or the SFR area, address trap reset will be generated.

When an address trap reset request is generated, the internal hardware is reset. The reset time is maximum $24/f_c$ [s] ($1.5 \mu\text{s}$ @ $f_c = 16.0 \text{ MHz}$).

Note: When an address trap reset is generated in the SLOW1 mode, the reset time is maximum $24/f_c$ (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.

Not Recommended
for New Design

Not Recommended
for New Design

7. Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

7.1 Time Base Timer

7.1.1 Configuration





Figure 7-1 Time Base Timer configuration

7.1.2 Control

Time Base Timer is controlled by Time Base Timer control register (TBTEN).

Time Base Timer Control Register



TBTEN	Time Base Timer enable / disable	0: Disable 1: Enable				
		NORMAL 1/2, IDLE 1/2 Mode		SLOW 1/2 SLEEP 1/2 Mode		
TBCK	Time Base Timer interrupt Frequency select : [Hz]	DV7CK = 0	DV7CK = 1		R/W	
		000	$fc/2^{23}$	$fs/2^{15}$		$fs/2^{15}$
		001	$fc/2^{21}$	$fs/2^{13}$		$fs/2^{13}$
		010	$fc/2^{16}$	$fs/2^8$		–
		011	$fc/2^{14}$	$fs/2^6$		–
		100	$fc/2^{13}$	$fs/2^5$		–
		101	$fc/2^{12}$	$fs/2^4$		–
		110	$fc/2^{11}$	$fs/2^3$		–
111	$fc/2^9$	$fs/2$	–			

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], *, Don't care

Note 2: The interrupt frequency (TBTCK) must be selected with the time base timer disabled (TBTEN="0"). (The interrupt frequency must not be changed with the disable from the enable state.) Both frequency selection and enabling can be performed simultaneously.

Example :Set the time base timer frequency to $fc/2^{16}$ [Hz] and enable an INTTBT interrupt.

```
LD      (TBTCR) , 00000010B      ; TBTCK ← 010
LD      (TBTCR) , 00001010B      ; TBTEN ← 1
DI      ; IMF ← 0
SET     (EIRL) . 6
```

Table 7-1 Time Base Timer Interrupt Frequency (Example : $fc = 16.0$ MHz, $fs = 32.768$ kHz)

TBTCK	Time Base Timer Interrupt Frequency [Hz]		
	NORMAL1/2, IDLE1/2 Mode	NORMAL1/2, IDLE1/2 Mode	SLOW1/2, SLEEP1/2 Mode
	DV7CK = 0	DV7CK = 1	
000	1.91	1	1
001	7.63	4	4
010	244.14	128	-
011	976.56	512	-
100	1953.13	1024	-
101	3906.25	2048	-
110	7812.5	4096	-
111	31250	16384	-

7.1.3 Function

An INTTBT (Time Base Timer Interrupt) is generated on the first falling edge of source clock (The divider output of the timing generato which is selected by TBTCK) after time base timer has been enabled.

The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 7-2).




Figure 7-2 Time Base Timer Interrupt

7.2 Divider Output (\overline{DVO})

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from \overline{DVO} pin.

7.2.1 Configuration





Figure 7-3 Divider Output

7.2.2 Control

The Divider Output is controlled by the Time Base Timer Control Register.

Time Base Timer Control Register



DVOEN	Divider output enable / disable	0: Disable 1: Enable			R/W	
DVOCK	Divider Output (\overline{DVO}) frequency selection: [Hz]	NORMAL 1/2, IDLE 1/2 Mode		SLOW 1/2 SLEEP 1/2 Mode	R/W	
		DV7CK = 0	DV7CK = 1			
		00	$fc/2^{13}$	$fs/2^5$		$fs/2^5$
		01	$fc/2^{12}$	$fs/2^4$		$fs/2^4$
		10	$fc/2^{11}$	$fs/2^3$	$fs/2^3$	
		11	$fc/2^{10}$	$fs/2^2$	$fs/2^2$	

Note: Selection of divider output frequency (DVOCK) must be made while divider output is disabled (DVOEN="0"). Also, in other words, when changing the state of the divider output frequency from enabled (DVOEN="1") to disabled (DVOEN="0"), do not change the setting of the divider output frequency.

Example : 1.95 kHz pulse output (fc = 16.0 MHz)

```
LD      (TBTCR), 00000000B      ; DVOCK ← "00"
LD      (TBTCR), 10000000B      ; DVOEN ← "1"
```

Table 7-2 Divider Output Frequency (Example : fc = 16.0 MHz, fs = 32.768 kHz)

DVOCK	Divider Output Frequency [Hz]		
	NORMAL1/2, IDLE1/2 Mode		SLOW1/2, SLEEP1/2 Mode
	DV7CK = 0	DV7CK = 1	
00	1.953 k	1.024 k	1.024 k
01	3.906 k	2.048 k	2.048 k
10	7.813 k	4.096 k	4.096 k
11	15.625 k	8.192 k	8.192 k

Not Recommended for New Design

8. 18-Bit Timer/Counter (TC1)

8.1 Configuration








Figure 8-1 Timer/Counter1

8.2 Control


The Timer/counter 1 is controlled by timer/counter 1 control registers (TC1CR1/TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).

Timer register



		WGPSCK	NORMAL1/2, IDLE1/2 modes		SLOW1/2, SLEEP1/2 modes	RW
			DV7CK=0	DV7CK=1		
Ta	Setting "H" level period of the window gate pulse	00	$(16 - Ta) \times 2^{12}/f_c$	$(16 - Ta) \times 2^4/f_s$	$(16 - Ta) \times 2^4/f_s$	
		01	$(16 - Ta) \times 2^{13}/f_c$	$(16 - Ta) \times 2^5/f_s$	$(16 - Ta) \times 2^5/f_s$	
		10	$(16 - Ta) \times 2^{14}/f_c$	$(16 - Ta) \times 2^6/f_s$	$(16 - Ta) \times 2^6/f_s$	
Tb	Setting "L" level period of the window gate pulse	00	$(16 - Tb) \times 2^{12}/f_c$	$(16 - Tb) \times 2^4/f_s$	$(16 - Tb) \times 2^4/f_s$	
		01	$(16 - Tb) \times 2^{13}/f_c$	$(16 - Tb) \times 2^5/f_s$	$(16 - Tb) \times 2^5/f_s$	
		10	$(16 - Tb) \times 2^{14}/f_c$	$(16 - Tb) \times 2^6/f_s$	$(16 - Tb) \times 2^6/f_s$	

Timer/counter 1 control register 1



TC1C	Counter/overflow flag control	0:	Clear Counter/overflow flag ("1" is automatically set after clearing.)			1:	Not clear Counter/overflow flag			R/W
TC1S	TC1 start control	00:	Stop and counter clear and overflow flag clear			10:	Start			R/W
		*1:	Reserved							
TC1CK	TC1 source clock select		NORMAL 1/2, IDLE 1/2 modes		SLOW 1/2 mode	SLEEP 1/2 mode	R/W			
			DV7CK="0"	DV7CK="1"						
		000:	fc	fc	fc	fc				
		001:	fs	fs	-	-				
		010:	$fc/2^{23}$	$fs/2^{15}$	$fs/2^{15}$	$fs/2^{15}$				
		011:	$fc/2^{13}$	$fs/2^5$	$fs/2^5$	$fs/2^5$				
		100:	$fc/2^{11}$	$fs/2^3$	$fs/2^3$	$fs/2^3$				
		101:	$fc/2^7$	$fc/2^7$	-	-				
110:	$fc/2^3$	$fc/2^3$	-	-						
		111:	External clock (ECIN pin input)							
TC1M	TC1 mode select	00:	Timer/Event counter mode			01:	Reserved			R/W
		10:	Pulse width measurement mode			11:	Frequency measurement mode			

Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] *; Don't care

Note 2: Writing to the low-byte of the timer register 1A (TREG1AL, TREG1AM), the compare function is inhibited until the high-byte (TREG1AH) is written.

Note 3: Set the mode and source clock, and edge (selection) when the TC1 stops (TC1S=00).

Note 4: "fc" can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measurement mode during NORMAL 1/2 or IDLE 1/2 mode.

Note 5: When a read instruction is executed to the timer register (TREG1A), the counter immediate value, not the register set value, is read out. Therefore it is impossible to read out the written value of TREG1A. To read the counter value, the read instruction should be executed when the counter stops to avoid reading unstable value.

Note 6: Set the timer register (TREG1A) to ≥ 1 .

Note 7: When using the timer mode and pulse width measurement mode, set TC1CK (TC1 source clock select) to internal clock.


Note 8: When using the event counter mode, set TC1CK (TC1 source clock select) to external clock.

Note 9: Because the read value is different from the written value, do not use read-modify-write instructions to TREG1A.

Note 10: $fc/2^7$, $fc/2^3$ can not be used as source clock in SLOW/SLEEP mode.

Note 11: The read data of bits 7 to 2 in TREG1AH are always "0". (Data "1" can not be written.)

Timer/Counter 1 control register 2



SEG	External input clock (ECIN) edge select	0: Counts at the falling edge 1: Counts at the both (falling/rising) edges	R/W				
SGP	Window gate pulse select	00: ECNT input 01: Internal window gate pulse (TREG1B) 10: PWM6/PDO6/PPG6 (TC6)output 11: Reserved	R/W				
SGEDG	Window gate pulse interrupt edge select	0: Interrupts at the falling edge 1: Interrupts at the falling/rising edges					
WGPSCK	Window gate pulse source clock select						
			NORMAL1/2, IDLE1/2 modes	SLOW1/2 mode	SLEEP1/2 mode		
			DV7CK="0"	DV7CK="1"			
		00:	$2^{12}/f_c$	$2^4/f_s$	$2^4/f_s$	$2^4/f_s$	R/W
		01:	$2^{13}/f_c$	$2^5/f_s$	$2^5/f_s$	$2^5/f_s$	
10:	$2^{14}/f_c$	$2^6/f_s$	$2^6/f_s$	$2^6/f_s$			
11:	Reserved	Reserved	Reserved	Reserved			
TC6OUT	TC6 output (PWM6/PDO6/PPG6) external output select	0: Output to P33 1: No output to P33	R/W				

Note 1: f_c : High-frequency clock [Hz] f_s : Low-frequency clock [Hz] *; Don't care

Note 2: Set the mode, source clock, and edge (selection) when the TC1 stops (TC1S = 00).

Note 3: If there is no need to use PWM6/PDO6/PPG6 as window gate pulse of TC1-always write "0" to TC6OUT.

Note 4: Make sure to write TC1CR2 "0" to bit 0 in TC1CR2.

Note 5: When using the event counter mode or pulse width measurement mode, set SEG to "0".

Not Recommended for New Designs

TC1 status register

TC1SR (0016H)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
	HECF	HEOVF	"0"	"0"	"0"	"0"	"0"	"0"	

HECF	Operating Status monitor	0: Stop (during Tb) or disable 1: Under counting (during Ta)	Read only
HEOVF	Counter overflow monitor	0: No overflow 1: Overflow status	

8.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching from SLOW mode to NORMAL2 mode.

8.3.1 Timer mode

In this mode, counting up is performed using the internal clock. The contents of TREGIA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

Table 8-1 Source clock (internal clock) of Timer/Counter 1

Source Clock				Resolution		Maximum Time Setting	
NORMAL1/2, IDLE1/2 Mode		SLOW Mode	SLEEP Mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
DV7CK = 0	DV7CK = 1						
fc/2 ²³ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	0.52 s	1 s	38.2 h	72.8 h
fc/2 ¹³	fs/2 ⁵	fs/2 ⁵	fs/2 ⁵	512 ms	0.98 ms	2.2 min	4.3 min
fc/2 ¹¹	fs/2 ³	fs/2 ³	fs/2 ³	128 ms	244 ms	0.6 min	1.07 min
fc/2 ⁷	fc/2 ⁷	-	-	8 ms	-	2.1 s	-
fc/2 ³	fc/2 ³	-	-	0.5 ms	-	131.1 ms	-
fc	fc	fc (Note)	-	62.5 ns	-	16.4 ms	-
fs	fs	-	-	-	30.5 ms	-	8 s

Note: When fc is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts.




Figure 8-2 Timing chart for timer mode

8.3.2 Event Counter mode

It is a mode to count up at the falling edge of the ECIN pin input. When using this mode, set TC1CR1<TC1CK> to the external clock and then set TC1CR2<SEG> to "0" (Both edges can not be used).

The countents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes for ECIN pin input edge each after the counter is cleared.

The maximum applied frequency is $f_c/2^4$ [Hz] in NORMAL 1/2 or IDLE 1/2 mode and $f_s/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.




Figure 8-3 Event counter mode timing chart

8.3.3 Pulse Width Measurement mode

In this mode, pulse widths are counted on the falling edge of logical AND-ed pulse between ECIN pin input (window pulse) and the internal clock. When using this mode, set TC1CR1<TC1CK> to suitable internal clock and then set TC1CR2<SEG> to "0" (Both edges can not be used).

An INTTC1 interrupt is generated when the ECIN input detects the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by TC1CR2<SGEDG>.

The contents of TREG1A should be read while the count is stopped (ECIN pin is low), then clear the counter using TC1CR1<TC1C> (Normally, execute these process in the interrupt program).

When the counter is not cleared by TC1CR1<TC1C>, counting-up resumes from previous stopping value. When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time, TC1SR<HEOVF> is set to "1". TC1SR<HEOVF> remains the previous data until the counter is required to be cleared by TC1CR1<TC1C>.

Note: In pulse width measurement mode, if TC1CR1<TC1S> is written to "00" while ECIN input is "1", INTTC1 interrupt occurs. According to the following step, when timer counter is stopped, INTTC1 interrupt latch should be cleared to "0".

Example :

```

TC1STOP :
        |           |
        DI           ; Clear IMF
        CLR          (EIRL). 7 ; Clear bit7 of EIRL
        LD           (TC1CR1), 00011010B ; Stop timer counter 1
        LD           (ILL), 01111111B ; Clear bit7 of ILL
        SET          (EIRL). 7 ; Set bit7 of EIRL
        EI           ; Set IMF
        |           |
    
```

Note 1: When SGEDG (window gate pulse interrupt edge select) is set to both edges and ECIN pin input is "1" in the pulse width measurement mode, an INTTC1 interrupt is generated by setting TC1S (TC1 start control) to "10" (start).

Note 2: In the pulse width measurement mode, HECF (operating status monitor) cannot used.

Note 3: Because the up counter is counted on the falling edge of logical AND-ed pulse (between ECIN pin input and the internal clock), if ECIN input becomes falling edge while internal source clock is "H" level, the up counter stops plus "1".




Figure 8-4 Pulse width measurement mode timing chart

8.3.4 Frequency Measurement mode

In this mode, the frequency of ECIN pin input pulse is measured. When using this mode, set TC1CR1<TC1CK> to the external clock.

The edge of the ECIN input pulse is counted during “H” level of the window gate pulse selected by TC1CR2<SGP>. To use ECNT input as a window gate pulse, TC1CR2<SGP> should be set to “00”.

An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate pulse, that can be selected by TC1CR2<SGEDG>. In the interrupt service program, read the contents of TREG1A while the count is stopped (window gate pulse is low), then clear the counter using TC1CR1<TC1C>. When the counter is not cleared, counting up resumes from previous stopping value.

The window pulse status can be monitored by TC1SR<HECF>.

When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time, TC1SR<HEOVF> is set to “1”. TC1SR<HEOVF> remains the previous data until the counter is required to be cleared by TC1CR1<TC1C>.

Using TC6 output ($\overline{PWM6/PDO6/PPG6}$) for the window gate pulse, external output of $\overline{PWM6/PDO6/PPG6}$ to P33 can be controlled using TC1CR2<TC6OUT>. Zero-clearing TC1CR2<TC6OUT> outputs $\overline{PWM6/PDO6/PPG6}$ to P33; setting 1 in TC1CR2<TC6OUT> does not output $\overline{PWM6/PDO6/PPG6}$ to P33. (TC1CR2<TC6OUT> is used to control output to P33 only. Thus, use the timer counter 6 control register to operate/stop $\overline{PWM6/PDO6/PPG6}$.)

When the internal window gate pulse is selected, the window gate pulse is set as follows.

Table 8-2 Internal window gate pulse setting time

		WGPSCK	NORMAL1/2, IDLE1/2 modes		SLOW1/2, SLEEP1/2 modes	R/W
			DV7CK=0	DV7CK=1		
Ta	Setting "H" level period of the window gate pulse	00	$(16 - Ta) \times 2^{12}/fc$	$(16 - Ta) \times 2^4/fs$	$(16 - Ta) \times 2^4/fs$	
		01	$(16 - Ta) \times 2^{13}/fc$	$(16 - Ta) \times 2^5/fs$	$(16 - Ta) \times 2^5/fs$	
		10	$(16 - Ta) \times 2^{14}/fc$	$(16 - Ta) \times 2^6/fs$	$(16 - Ta) \times 2^6/fs$	
Tb	Setting "L" level period of the window gate pulse	00	$(16 - Tb) \times 2^{12}/fc$	$(16 - Tb) \times 2^4/fs$	$(16 - Tb) \times 2^4/fs$	
		01	$(16 - Tb) \times 2^{13}/fc$	$(16 - Tb) \times 2^5/fs$	$(16 - Tb) \times 2^5/fs$	
		10	$(16 - Tb) \times 2^{14}/fc$	$(16 - Tb) \times 2^6/fs$	$(16 - Tb) \times 2^6/fs$	

The internal window gate pulse consists of “H” level period (Ta) that is counting time and “L” level period (Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.

Note 1: Because the internal window gate pulse is generated in synchronization with the internal divider, it may be delayed for a maximum of one cycle of the source clock (WGPSCK) immediately after start of the timer.

Note 2: Set the internal window gate pulse when the timer counter is not operating or during the Tb period. When Tb is overwritten during the Tb period, the update is valid from the next Tb period.

Note 3: In case of TC1CR2<SEG> = “1”, if window gate pulse becomes falling edge, the up counter stops plus “1” regardless of ECIN input level. Therefore, if ECIN is always “H” or “L” level, count value becomes “1”.

Note 4: In case of TC1CR2<SEG> = “0”, because the up counter is counted on the falling edge of logical AND-ed pulse (between ECIN pin input and window gate pulse), if window gate pulse becomes falling edge while ECIN input is “H” level, the up counter stops plus “1”. Therefore, if ECIN input is always “H” level, count value becomes “1”.

Table 8-3 Table Setting Ta and Tb (WGPSCK = 10, fc = 16 MHz)

Setting Value	Setting time	Setting Value	Setting time
0	16.38ms	8	8.19ms
1	15.36ms	9	7.17ms
2	14.34ms	A	6.14ms
3	13.31ms	B	5.12ms
4	12.29ms	C	4.10ms
5	11.26ms	D	3.07ms
6	10.24ms	E	2.05ms
7	9.22ms	F	1.02ms

Table 8-4 Table Setting Ta and Tb (WGPSCK = 10, fs = 32.768 kHz)

Setting Value	Setting time	Setting Value	Setting time
0	31.25ms	8	15.63ms
1	29.30ms	9	13.67ms
2	27.34ms	A	11.72ms
3	25.39ms	B	9.77ms
4	23.44ms	C	7.81ms
5	21.48ms	D	5.86ms
6	19.53ms	E	3.91ms
7	17.58ms	F	1.95ms

Not Recommended for New




Figure 8-5 Timing chart for the frequency measurement mode (Window gate pulse falling interrupt)

9. 8-Bit TimerCounter (TC5, TC6)

9.1 Configuration






Figure 9-1 8-Bit TimerCounter 5, 6

9.2 TimerCounter Control

The TimerCounter 5 is controlled by the TimerCounter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5, PWREG5).


TimerCounter 5 Timer Register



Note 1: Do not change the timer register (TTREG5) setting while the timer is running.

Note 2: Do not change the timer register (PWREG5) setting in the operating mode except the 8-bit and 16-bit PWM modes while the timer is running.

TimerCounter 5 Control Register



TFF5	Time F/F5 control	0: Clear 1: Set	R/W		
TC5CK	Operating clock selection [Hz]	NORMAL1/2, IDLE1/2 mode			
		SLOW1/2 SLEEP1/2 mode			
		DV7CK = 0	DV7CK = 1		
		000	$fc/2^{11}$	$fs/2^3$	$fs/2^3$
		001	$fc/2^7$	$fc/2^7$	–
		010	$fc/2^5$	$fc/2^5$	–
		011	$fc/2^3$	$fc/2^3$	–
		100	fs	fs	fs
101	fc/2	fc/2	–		
110	fc	fc	fc (Note 8)		
111	TC5 pin input				
TC5S	TC5 start control	0: Operation stop and counter clear 1: Operation start	R/W		
TC5M	TC5M operating mode select	000: 8-bit timer/event counter mode 001: 8-bit programmable divider output (PDO) mode 010: 8-bit pulse width modulation (PWM) output mode 011: 16-bit mode (Each mode is selectable with TC6M.) 1**: Reserved	R/W		

Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock[Hz]

Note 2: Do not change the TC5M, TC5CK and TFF5 settings while the timer is running.

Note 3: To stop the timer operation (TC5S= 1 → 0), do not change the TC5M, TC5CK and TFF5 settings. To start the timer operation (TC5S= 0 → 1), TC5M, TC5CK and TFF5 can be programmed.

Note 4: To use the TimerCounter in the 16-bit mode, set the operating mode by programming TC6CR<TC6M>, where TC5M must be fixed to 011.

Note 5: To use the TimerCounter in the 16-bit mode, select the source clock by programming TC5CK. Set the timer start control and timer F/F control by programming TC6CR<TC6S> and TC6CR<TFF6>, respectively.

Note 6: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-1 and Table 9-2.



Note 7: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-3.

Note 8: The operating clock f_c in the SLOW or SLEEP mode can be used only as the high-frequency warm-up mode.

Not Recommended
for New Design

The TimerCounter 6 is controlled by the TimerCounter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).


TimerCounter 6 Timer Register



Note 1: Do not change the timer register (TTREG6) setting while the timer is running.

Note 2: Do not change the timer register (PWREG6) setting in the operating mode except the 8-bit and 16-bit PWM modes while the timer is running.

TimerCounter 6 Control Register



TFF6	Timer F/F6 control	0: Clear 1: Set		R/W		
TC6CK	Operating clock selection [Hz]	NORMAL 1/2, IDLE 1/2 mode		R/W		
		SLOW 1/2 SLEEP 1/2 mode				
		DV7CK = 0	DV7CK = 1			
		000	$fs/2^{11}$		$fs/2^3$	$fs/2^3$
		001	$fc/2^7$		$fc/2^7$	-
		010	$fc/2^5$		$fc/2^5$	-
		011	$fc/2^3$		$fc/2^3$	-
		100	fs		fs	fs
101	fc/2	fc/2	-			
110	fc	fc	-			
111	TC6 pin input					
TC6S	TC6 start control	0: Operation stop and counter clear 1: Operation start		R/W		
TC6M	TC6M operating mode select	000: 8-bit timer/event counter mode 001: 8-bit programmable divider output (PDO) mode 010: 8-bit pulse width modulation (PWM) output mode 011: Reserved 100: 16-bit timer/event counter mode 101: Warm-up counter mode 110: 16-bit pulse width modulation (PWM) output mode 111: 16-bit PPG mode		R/W		

Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz]

Note 2: Do not change the TC6M, TC6CK and TFF6 settings while the timer is running.

Note 3: To stop the timer operation (TC6S= 1 → 0), do not change the TC6M, TC6CK and TFF6 settings. To start the timer operation (TC6S= 0 → 1), TC6M, TC6CK and TFF6 can be programmed.

Note 4: When TC6M= 1** (upper byte in the 16-bit mode), the source clock becomes the TC6 overflow signal regardless of the TC5CK setting.

Note 5: To use the TimerCounter in the 16-bit mode, select the operating mode by programming TC6M, where TC5CR < TC5 M must be set to 011.

Note 6: To the TimerCounter in the 16-bit mode, select the source clock by programming TC5CR<TC5CK>. Set the timer start control and timer F/F control by programming TC6S and TFF6, respectively.

Note 7: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-1 and Table 9-2.

Note 8: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-3.

Note 9: To use the PDO, PWM or PPG mode, a pulse is not output from the timer output pin when TC1CR2<TC6OUT> is set to 1. To output a pulse from the timer output pin, clear TC1CR2<TC6OUT> to 0.

Table 9-1 Operating Mode and Selectable Source Clock (NORMAL1/2 and IDLE1/2 Modes)

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/2 ⁷	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer	0	0	0	0	-	-	-	-	-
8-bit event counter	-	-	-	-	-	-	-	0	0
8-bit PDO	0	0	0	0	-	-	-	-	-
8-bit PWM	0	0	0	0	0	0	0	-	-
16-bit timer	0	0	0	0	-	-	-	-	-
16-bit event counter	-	-	-	-	-	-	-	0	-
Warm-up counter	-	-	-	-	0	-	-	-	-
16-bit PWM	0	0	0	0	0	0	0	0	-
16-bit PPG	0	0	0	0	-	-	-	0	-

Note 1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note 2: 0 : Available source clock

Table 9-2 Operating Mode and Selectable Source Clock (SLOW1/2 and SLEEP1/2 Modes)

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/2 ⁷	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer	0	-	-	-	-	-	-	-	-
8-bit event counter	-	-	-	-	-	-	-	0	0
8-bit PDO	0	-	-	-	-	-	-	-	-
8-bit PWM	0	-	-	-	0	-	-	-	-
16-bit timer	0	-	-	-	-	-	-	-	-
16-bit event counter	-	-	-	-	-	-	-	0	-
Warm-up counter	-	-	-	-	-	-	0	-	-
16-bit PWM	0	-	-	-	0	-	-	0	-
16-bit PPG	0	-	-	-	-	-	-	0	-

Note1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note2: 0 : Available source clock

Table 9-3 Constraints on Register Values Being Compared

Operating mode	Register Value
8-bit timer/event counter	$1 \leq (TTREGn) \leq 255$
8-bit PDO	$1 \leq (TTREGn) \leq 255$
8-bit PWM	$2 \leq (PWREGn) \leq 254$
16-bit timer/event counter	$1 \leq (TTREG6, 5) \leq 65535$
Warm-up counter	$256 \leq (TTREG6, 5) \leq 65535$
16-bit PWM	$2 \leq (PWREG6, 5) \leq 65534$
16-bit PPG	$1 \leq (PWREG6, 5) < (TTREG6, 5) \leq 65535$ and $(PWREG6, 5) + 1 < (TTREG6, 5)$

Note: n = 5 to 6

Not Recommended for New Design

9.3 Function

The TimerCounter 5 and 6 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8-bit pulse width modulation (PWM) output modes. The TimerCounter 5 and 6 (TC5, 6) are cascadable to form a 16-bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter, 16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

9.3.1 8-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register j (TTREG j) value is detected, an INTTC j interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the \overline{PDOj} , \overline{PWMj} and \overline{PPGj} pins may output pulses.

Note 2: In the timer mode, do not change the TTREG j setting while the timer is running. Since TTREG j is not in the shift register configuration in the timer mode, the new value programmed in TTREG j is in effect immediately after the programming. Therefore, if TTREG i is changed while the timer is running, an expected operation may not be obtained.

Note 3: $j = 5, 6$

Table 9-4 Source Clock for TimerCounter 5, 6 (Internal Clock)

Source Clock			Resolution		Repeated Cycle	
NORMAL1/2, IDLE1/2 mode		SLOW1/2, SLEEP1/2 mode	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
DV7CK = 0	DV7CK = 1					
$f_c/2^{11}$ [Hz]	$f_s/2^3$ [Hz]	$f_s/2^3$ [Hz]	128 μs	244.14 μs	32.6 ms	62.3 ms
$f_c/2^7$	$f_c/2^7$	—	8 μs	—	2.0 ms	—
$f_c/2^5$	$f_c/2^5$	—	2 μs	—	510 μs	—
$f_c/2^3$	$f_c/2^3$	—	500 ns	—	127.5 μs	—

Example :Setting the timer mode with source clock $f_c/2^7$ Hz and generating an interrupt 80 μs later (TimerCounter6, $f_c = 16.0 \text{ MHz}$)

```
LD (TTREG6), 0AH : Sets the timer register (80  $\mu\text{s} = 2^7/f_c = 0AH$ ).
DI
SET (EIRH), 5 : Enables INTTC6 interrupt.
EI
LD (TC6CR), 00010000B : Sets the operating clock to  $f_c/2^7$ , and 8-bit timer mode.
LD (TC6CR), 00011000B : Starts TC6.
```




Figure 9-2 8-Bit Timer Mode Timing Chart (TC6)

9.3.2 8-Bit Event Counter Mode (TC5, 6)

In the 8-bit event counter mode, the up-counter counts up at the falling edge of the input pulse to the TCj pin. When a match between the up-counter and the TTREGj value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TCj pin. Two machine cycles are required for the low- or high-level pulse input to the TCj pin. Therefore, a maximum frequency to be supplied is $f_c/2^4$ Hz in the NORMAL1/2 or IDLE1/2 mode, and $f_s/2^4$ Hz in the SLOW1/2 or SLEEP1/2 mode.

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the \overline{PDOj} , $PWMj$ and $PPGj$ pins may output pulses.

Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6




Figure 9-3 8-Bit Event Counter Mode Timing Chart (TC6)

9.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC5, 6)

This mode is used to generate a pulse with a 50% duty cycle from the \overline{PDOj} pin.

In the PDO mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TTREGj value is detected, the logic level output from the \overline{PDOj} pin is switched to the opposite state and the up-counter is cleared. The INTTCj interrupt request is generated at the time. The logic state opposite to the timer F/Fj logic level is output from the \overline{PDOj} pin. An arbitrary value can be set to the timer F/Fj by TCjCR<TFFj>. Upon reset, the timer F/Fj value is initialized to 0.

To use the programmable divider output, set the output latch of the I/O port to 1.

Example :Generating 1024 Hz pulse using TC6 ($f_c = 16.0 \text{ MHz}$)

Setting port		
LD	(TTREG6), 3DH	: $1/1024 \div 2^7 / f_c \div 2 = 3DH$
LD	(TC6CR), 00010001B	: Sets the operating clock to $f_c/2^7$, and 8-bit PDO mode.
LD	(TC6CR), 00011001B	: Starts TC6.

Note 1: In the programmable divider output mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the programmable divider output mode, the new value programmed in TTREGj is in effect immediately after programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.

Note 2: When the timer is stopped during PDO output, the $\overline{\text{PDOj}}$ pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> setting upon stopping of the timer.

Example: Fixing the $\overline{\text{PDOj}}$ pin to the high level when the TimerCounter is stopped

CLR (TCjCR).3: Stops the timer.

CLR (TCjCR).7: Sets the $\overline{\text{PDOj}}$ pin to the high level.

Note 3: j = 5, 6

Not Recommended for New Design




Figure 9-4 8-Bit PDO Mode Timing Chart (TC6)

9.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC5, 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The up-counter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the \overline{PWMj} pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.

Note 2: When the timer is stopped during PWM output, the \overline{PWMj} pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the \overline{PWMj} pin to the high level when the TimerCounter is stopped

CLR (TCjCR).3: Stops the timer.

CLR (TCjCR).7: Sets the \overline{PWMj} pin to the high level.

Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the \overline{PWMj} pin during the warm-up period time after exiting the STOP mode.

Note 4: j = 5, 6

Table 9-5 PWM Output Mode

Source Clock			Resolution		Repeated Cycle	
NORMAL1/2, IDLE1/2 mode		SLOW1/2, SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
DV7CK = 0	DV7CK = 1					
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	32.8 ms	62.5 ms
fc/2 ⁷	fc/2 ⁷	—	8 μs	—	2.05 ms	—
fc/2 ⁵	fc/2 ⁵	—	2 μs	—	512 μs	—
fc/2 ³	fc/2 ³	—	500 ns	—	128 μs	—
fs	fs	fs	30.5 μs	30.5 μs	7.81 ms	7.81 ms
fc/2	fc/2	—	125 ns	—	32 μs	—
fc	fc	—	62.5 ns	—	16 μs	—




Figure 9-5 8-Bit PWM Mode Timing Chart (TC6)

9.3.5 16-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. The TimerCounter 5 and 6 are cascadable to form a 16-bit timer.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter continues counting. Program the upper byte and lower byte in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the $\overline{P\bar{D}Oj}$, $\overline{P\bar{W}Mj}$, and $\overline{P\bar{P}Gj}$ pins may output a pulse.

Note 2: In the timer mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the timer mode, the new value programmed in TTREGj is in effect immediately after programming of TTREGj. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

Table 9-6 Source Clock for 16-Bit Timer Mode

Source Clock		SLOW1/2, SLEEP1/2 mode	Resolution		Repeated Cycle	
NORMAL1/2, IDLE1/2 mode			fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
DV7CK = 0	DV7CK = 1					
fc/2 ¹¹	fs/2 ³	fs/2 ³	128 μs	244.14 μs	8.39 s	16 s
fc/2 ⁷	fc/2 ⁷	–	8 μs	–	524.3 ms	–
fc/2 ⁵	fc/2 ⁵	–	2 μs	–	131.1 ms	–
fc/2 ³	fc/2 ³	–	500 ns	–	32.8 ms	–

Example :Setting the timer mode with source clock $fc/2^7$ Hz, and generating an interrupt 300 ms later (fc = 16.0 MHz)

- LDW (TTREG5), 927CH : Sets the timer register (300 ms = $2^7/fc = 927CH$).
- DI SET (EIRH), 5 : Enables INTTC6 interrupt.
- EI
- LD (TC5CR), 13H : Sets the operating clock to $fc/2^7$, and 16-bit timer mode (lower byte).
- LD (TC6CR), 04H : Sets the 16-bit timer mode (upper byte).
- LD (TC6CR), 0CH : Starts the timer.




Figure 9-6 16-Bit Timer Mode Timing Chart (TC5 and TC6)

9.3.6 16-Bit Event Counter Mode (TC5 and 6)

In the event counter mode, the up-counter counts up at the falling edge to the TC5 pin. The TimerCounter 5 and 6 are cascadable to form a 16-bit event counter.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared.

After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TC5 pin. Two machine cycles are required for the low- or high-level pulse input to the TC5 pin.

Therefore, a maximum frequency to be supplied is $f_c/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $f_s/2^4$ in the SLOW1/2 or SLEEP1/2 mode. Program the lower byte (TTREG5), and upper byte (TTREG6) in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the \overline{PDOj} , \overline{PWMj} and \overline{PPGj} pins may output pulses.

Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

9.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 16 bits of resolution. The TimerCounter 5 and 6 are cascadable to form the 16-bit PWM signal generator.

The counter counts up using the internal clock or external clock.

When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again by the counter overflow, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC5 pin. Therefore, a maximum frequency to be supplied is $f_c/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $f_s/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the $\overline{PWM6}$ pin is the opposite to the timer F/F6 logic level.)

Since PWREG6 and 5 in the PWM mode are serially connected to the shift register, the values set to PWREG6 and 5 can be changed while the timer is running. The values set to PWREG6 and 5 during a run of the timer are shifted by the INTTCj interrupt request and loaded into PWREG6 and 5. While the timer is stopped, the values are shifted immediately after the programming of PWREG6 and 5. Set the lower byte (PWREG5) and upper byte (PWREG5) in this order to program PWREG6 and 5. (Programming only the lower or upper byte of the register should not be attempted.)

If executing the read instruction to PWREG6 and 5 during PWM output, the values set in the shift register is read, but not the values set in PWREG6 and 5. Therefore, after writing to the PWREG6 and 5, reading data of PWREG6 and 5 is previous value until INTTC6 is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

Note 1: In the PWM mode, program the timer register PWREG6 and 5 immediately after the INTTC6 interrupt request is generated (normally in the INTTC6 interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of pulse different from the programmed value until the next INTTC6 interrupt request is generated.

Note 2: When the timer is stopped during PWM output, the $\overline{PWM6}$ pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not program TC6CR<TFF6> upon stopping of the timer.

Example: Fixing the $\overline{PWM6}$ pin to the high level when the TimerCounter is stopped

CLR (TC6CR).3: Stops the timer.
 CLR (TC6CR).7 : Sets the PWM6 pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when f_c , $f_c/2$ or f_s is selected as the source clock, a pulse is output from the PWM6 pin during the warm-up period time after exiting the STOP mode.

Table 9-7 16-Bit PWM Output Mode

Source Clock		SLOW1/2, SLEEP1/2 mode	Resolution		Repeated Cycle	
NORMAL1/2, IDLE1/2 mode			$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$	$f_c = 16 \text{ MHz}$	$f_s = 32.768 \text{ kHz}$
DV7CK = 0	DV7CK = 1					
$f_c/2^{11}$	$f_s/2^3 \text{ [Hz]}$	$f_s/2^3 \text{ [Hz]}$	128 μs	244.14 μs	8.39 s	16 s
$f_c/2^7$	$f_c/2^7$	–	8 μs	–	524.3 ms	–
$f_c/2^5$	$f_c/2^5$	–	2 μs	–	131.1 ms	–
$f_c/2^3$	$f_c/2^3$	–	500ns	–	32.8 ms	–
f_s	f_s	f_s	30.5 μs	30.5 μs	2 s	2 s
$f_c/2$	$f_c/2$	–	125 ns	–	8.2 ms	–
f_c	f_c	–	62.5 ns	–	4.1 ms	–

Example :Generating a pulse with 1-ms high-level width and a period of 32.768 ms ($f_c = 16.0 \text{ MHz}$)

- Setting ports
- LDW (PWREG5), 07D0H : Sets the pulse width.
 - LD (TC5CR), 33H : Sets the operating clock to $f_c/2^3$, and 16-bit PWM output mode (lower byte).
 - LD (TC6CR), 056H : Sets TFF6 to the initial value 0, and 16-bit PWM signal generation mode (upper byte).
 - LD (TC6CR), 05EH : Starts the timer.

Not Recommended for New Design




Figure 9-7 16-Bit PWM Mode Timing Chart (TC5 and TC6)

9.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)

This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 5 and 6 are cascaded to enter the 16-bit PPG mode.

The counter counts up using the internal clock or external clock. When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again when a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC5 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fc/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the $\overline{PPG6}$ pin is the opposite to the timer F/F6.)

Set the lower byte and upper byte in this order to program the timer register. (TTREG5 → TTREG6, PWREG5 → PWREG6) (Programming only the upper or lower byte should not be attempted.)

For PPG output, set the output latch of the I/O port to 1.

Example :Generating a pulse with 1-ms high-level width and a period of 16.385 ms ($fc = 16.0$ MHz)

Setting ports		
LDW	(PWREG5), 07D0H	: Sets the pulse width.
LDW	(TTREG5), 8002H	: Sets the cycle period.
LD	(TC5CR), 33H	: Sets the operating clock to $fc/2^3$, and 16-bit PPG mode (lower byte).
LD	(TC6CR), 057H	: Sets TFF6 to the initial value 0, and 16-bit PPG mode (upper byte).
LD	(TC6CR), 05FH	: Starts the timer.

Note 1: In the PPG mode, do not change the PWREGi and TTREGi settings while the timer is running. Since PWREGi and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWREGi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and TTREGi are changed while the timer is running, an expected operation may not be obtained.

Note 2: When the timer is stopped during PPG output, the $\overline{PPG6}$ pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not change TC6CR<TFF6> upon stopping of the timer.

Example: Fixing the $\overline{PPG6}$ pin to the high level when the TimerCounter is stopped

CLR (TC6CR).3: Stops the timer

CLR (TC6CR).7: Sets the $\overline{PPG6}$ pin to the high level

Note 3: i = 5, 6




Figure 9-8 16-Bit PPG Mode Timing Chart (TC5 and TC60)

9.3.9 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is switched between the high-frequency and low-frequency. The timer counter 5 and 6 are cascadable to form a 16-bit TimerCounter. The warm-up counter mode has two types of mode; switching from the high-frequency to low-frequency, and vice-versa.

Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the $\overline{P}DO_i$, $\overline{P}WM_i$ and $\overline{P}PG_i$ pins may output pulses.

Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG6 and 5 are used for match detection and lower 8 bits are not used.

Note 3: i = 5, 6

9.3.9.1 Low-Frequency Warm-up Counter Mode (NORMAL1 → NORMAL2 → SLOW2 → SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock f_s to oscillation stability is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, set SYSCR2<SYSCK> to 1 to switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XTEN> to 0 to stop the high-frequency clock.

Table 9-8 Setting Time of Low-Frequency Warm-Up Counter Mode ($f_s = 32.768$ kHz)

Maximum Time Setting (TTREG6, 5 = 0100H)	Maximum Time Setting (TTREG6, 5 = FF00H)
7.81 ms	1.99 s

Example :After checking low-frequency clock oscillation stability with TC6 and 5, switching to the SLOW1 mode

```

SET      (SYSCR2).6      : SYSCR2<XTEN> ← 1
LD       (TC5CR), 43H    : Sets TFF5=0, source clock  $f_s$ , and 16-bit mode.
LD       (TC6CR), 05H    : Sets TFF6=0, and warm-up counter mode.
LD       (TTREG5), 8000H : Sets the warm-up time.
                          : (The warm-up time depends on the oscillator characteristic.)
DI       : IMF ← 0
SET      (EIRH).5       : Enables the INTTC6.
EI       : IMF ← 1
SET      (TC6CR).3      : Starts TC6 and 5.
PINTTC6: CLR      (TC6CR).3 : Stops TC6 and 5.
SET      (SYSCR2).5     : SYSCR2<SYSCK> ← 1
                          : (Switches the system clock to the low-frequency clock.)
CLR      (SYSCR2).7     : SYSCR2<XEN> ← 0 (Stops the high-frequency clock.)
RETI
:
:
VINTTC6: DW      PINTTC6 : INTTC6 vector table
    
```

9.3.9.2 High-Frequency Warm-Up Counter Mode
(SLOW1 → SLOW2 → NORMAL2 → NORMAL1)

In this mode, the warm-up period time from a stop of the high-frequency clock f_c to the oscillation stability is obtained. Before starting the timer, set SYSCR2<XEN> to 1 to oscillate the high-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, clear SYSCR2<SYSCK> to 0 to switch the system clock from the low-frequency to high-frequency, and then SYSCR2<XTEN> to 0 to stop the low-frequency clock.

Table 9-9 Setting Time in High-Frequency Warm-Up Counter Mode

Minimum time (TTREG6, 5 = 0100H)	Maximum time (TTREG6, 5 = FF00H)
16 μ s	4.08 ms

Example :After checking high-frequency clock oscillation stability with TC6 and 5, switching to the NORMAL1 mode

```

SET      (SYSCR2).7      : SYSCR2<XEN> ← 1
LD       (TC5CR). 63H    : Sets TFF5=0, source clock  $f_s$ , and 16-bit mode.
LD       (TC6CR). 05H    : Sets JFF6=0, and warm-up counter mode.
LD       (TTREG5). 0F800H : Sets the warm-up time.
                                     (The warm-up time depends on the oscillator characteristic.)

DI       : IMF ← 0
SET      (EIRH). 5       : Enables the INTTC6.
EI       : IMF ← 1
SET      (TC6CR).3       : Starts the TC6 and 5.
:
PINTTC6: CLR      (TC6CR).3 : Stops the TC6 and 5.
CLR      (SYSCR2).5       : SYSCR2<SYSCK> ← 0
                                     (Switches the system clock to the high-frequency clock.)
CLR      (SYSCR2).6       : SYSCR2<XTEN> ← 0
                                     (Stops the low-frequency clock.)
RET
:
VINTTC6: DW      PINTTC6   : INTTC6 vector table

```

10. Real-Time Clock

The TMP86CH22UG include a real time counter (RTC). A low-frequency clock can be used to provide a periodic interrupt (0.0625[s],0.125[s],0.25[s],0.50[s]) at a programmed interval, implement the clock function. The RTC can be used in the mode in which the low-frequency oscillator is active (except for the SLEEP0 mode).

10.1 Configuration





Figure 10-1 Configuration of the RTC

10.2 Control of the RTC

The RTC is controlled by the RTC control register (RTCCR).

RTC Control Register



RTCSEL	Interrupt generation period (fs = 32.768 kHz)	00: 0.50 [s] 01: 0.25 [s] 10: 0.125 [s] 11: 0.0625 [s]	R/W
RTCRUN	RTC control	0: Stops and clears the binary counter. 1: Starts counting	

Note 1: Program the RTCCR during low-frequency oscillation (when SYSCR2<XTEN> = "1"). For selecting an interrupt generation period, program the RTCSEL when the timer is inactive (RTCRUN = "0"). During the timer operation, do not change the RTCSEL programming at the same moment the timer stops.

Note 2: The timer automatically stops, and this register is initialized (the timer's binary counter is also initialized) if one of the following operations is performed while the timer is active:

1. Stopping the low-frequency oscillation (with SYSCR2<XTEN> = "0")
2. When the TMP86CH22UG are put in STOP or SLEEP0 mode

Therefore, before activating the timer after releasing from STOP or SLEEP0 mode, reprogram the registers again.

Note 3: If a read instruction for RTCCR is executed, undefined value is set to bits 7 to 3.

Note 4: If break processing is performed on the debugger for the development tool during the timer operation, the timer stops counting (contents of the RTCCR isn't altered). When the break is cancelled, processing is restarted from the point at which it was suspended.

10.3 Function

The RTC counts up on the internal low-frequency clock. When RTCCR<RTCRUN> is set to “1”, the binary counter starts counting up. Each time the end of the period specified with RTCCR<RTCSEL> is detected, an INTRTC interrupt is generated, and the binary counter is cleared. The timer continues counting up even after the binary counter is cleared.

Not Recommended
for New Design

11. Asynchronous Serial interface (UART)

11.1 Configuration




Figure 11-1 UART (Asynchronous Serial Interface)

Not for New

11.2 Control

UART is controlled by the UART Control Registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).

UART Control Register1

UARTCR1 (0025H)	7	6	5	4	3	2	1	0	
	TXE	RXE	STBT	EVEN	PE	BRG			(Initial value: 0000.0000)

TXE	Transfer operation	0: Disable 1: Enable	Write only
RXE	Receive operation	0: Disable 1: Enable	
STBT	Transmit stop bit length	0: 1 bit 1: 2 bits	
EVEN	Even-numbered parity	0: Odd-numbered parity 1: Even-numbered parity	
PE	Parity addition	0: No parity 1: Parity	
BRG	Transmit clock select	000: fc/13 [Hz] 001: fc/26 010: fc/52 011: fc/104 100: fc/208 101: fc/416 110: TC5 (Input INTTC5) 111: fc/96	

Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2: The transmit clock and the parity are common to transmit and receive.

Note 3: UARTCR1<RXE> and UARTCR1<TXE> should be set to "0" before UARTCR1<BRG> is changed.


UART Control Register2

UARTCR2 (0026H)	7	6	5	4	3	2	1	0	
						RXDNC	STOPBR		(Initial value: **** *000)

RXDNC	Selection of RXD input noise rejection time	00: No noise rejection (Hysteresis input) 01: Rejects pulses shorter than 31/fc [s] as noise 10: Rejects pulses shorter than 63/fc [s] as noise 11: Rejects pulses shorter than 127/fc [s] as noise	Write only
STOPBR	Receive stop bit length	0: 1 bit 1: 2 bits	

Note: When UARTCR2<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals; when UARTCR2<RXDNC> = "10", longer than 192/fc [s]; and when UARTCR2<RXDNC> = "11", longer than 384/fc [s].


UART Status Register



PERR	Parity error flag	0: No parity error 1: Parity error	Read only
FERR	Framing error flag	0: No framing error 1: Framing error	
OERR	Overrun error flag	0: No overrun error 1: Overrun error	
RBFL	Receive data buffer full flag	0: Receive data buffer empty 1: Receive data buffer full	
TEND	Transmit end flag	0: On transmitting 1: Transmit end	
TBEP	Transmit data buffer empty flag	0: Transmit data buffer full (Transmit data writing is finished) 1: Transmit data buffer empty	

Note: When an INTTXD is generated, TBEP flag is set to "1" automatically.

UART Receive Data Buffer



UART Transmit Data Buffer



Not Recommended for New Design

11.3 Transfer Data Format

In UART, an one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UARTCR1<STBT>), and parity (Select parity in UARTCR1<PE>; even- or odd-numbered parity by UARTCR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follows.

PE	STBT	Frame Length									
		1	2	3	4	5	6	7	8	9	10
0	0										
0	1										
1	0										
1	1										

Figure 11-2 Transfer Data Format




Figure 11-3 Caution on Changing Transfer Data Format

Note: In order to switch the transfer data format, perform transmit operations in the above Figure 11-3 sequence except for the initial setting.

11.4 Transfer Rate

The baud rate of UART is set of UARTCR1<BRG>. The example of the baud rate are shown as follows.

Table 11-1 Transfer Rate (Example)

BRG	Source Clock		
	16 MHz	8 MHz	4 MHz
000	76800 [baud]	38400 [baud]	19200 [baud]
001	38400	19200	9600
010	19200	9600	4800
011	9600	4800	2400
100	4800	2400	1200
101	2400	1200	600

When TC5 is used as the UART transfer rate (when UARTCR1<BRG> = “110”), the transfer clock and transfer rate are determined as follows:

$$\text{Transfer clock [Hz]} = \text{TC5 source clock [Hz]} / \text{TTREG5 setting value}$$

$$\text{Transfer Rate [baud]} = \text{Transfer clock [Hz]} / 16$$

11.5 Data Sampling Method

The UART receiver keeps sampling input using the clock selected by UARTCR1<BRG> until a start bit is detected in RXD pin input. RT clock starts detecting “L” level of the RXD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.) Bit is determined according to majority rule (The data are the same twice or more out of three samplings).




Figure 11-4 Data Sampling Method

11.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UARTCR1<STBT>.

11.7 Parity

Set parity / no parity by UARTCR1<PE> and set parity type (Odd- or Even-numbered) by UARTCR1<EVEN>.

11.8 Transmit/Receive Operation

11.8.1 Data Transmit Operation

Set UARTCR1<TXE> to “1”. Read UARTSR to check UARTSR<TBEP> = “1”, then write data in TDBUF (Transmit data buffer). Writing data in TDBUF zero-clears UARTSR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD pin. The data output include a one-bit start bit, stop bits whose number is specified in UARTCR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using UARTCR1<BRG>. When data transmit starts, transmit buffer empty flag UARTSR<TBEP> is set to “1” and an INTTXD interrupt is generated.

While UARTCR1<TXE> = “0” and from when “1” is written to UARTCR1<TXE> to when send data are written to TDBUF, the TXD pin is fixed at high level.

When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, UARTSR<TBEP> is not zero-cleared and transmit does not start.

11.8.2 Data Receive Operation

Set UARTCR1<RXE> to “1”. When data are received via the RXD pin, the receive data are transferred to RDBUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (Receive data buffer). Then the receive buffer full flag UARTSR<RBFL> is set and an INTRXD interrupt is generated. Select the data transfer baud rate using UARTCR1<BRG>.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (Receive data buffer) but discarded; data in the RDBUF are not affected.

Note: When a receive operation is disabled by setting UARTCR1<RXE> bit to “0”, the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

11.9 Status Flag

11.9.1 Parity Error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UARTSR<PERR> is set to “1”. The UARTSR<PERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.




Figure 11-5 Generation of Parity Error

11.9.2 Framing Error

When “0” is sampled as the stop bit in the receive data, framing error flag UARTSR<FERR> is set to “1”. The UARTSR<FERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.




Figure 11-6 Generation of Framing Error

11.9.3 Overrun Error

When all bits in the next data are received while unread data are still in RDBUF, overrun error flag UARTSR<OERR> is set to “1”. In this case, the receive data is discarded; data in RDBUF are not affected. The UARTSR<OERR> is cleared to “0” when the RDBUF is read after reading the UARTSR.




Figure 11-7 Generation of Overrun Error

Note: Receive operations are disabled until the overrun error flag UARTSR<OERR> is cleared.

11.9.4 Receive Data Buffer Full

Loading the received data in RDBUF sets receive data buffer full flag UARTSR<RBFL> to "1". The UARTSR<RBFL> is cleared to "0" when the RDBUF is read after reading the UARTSR.




Figure 11-8 Generation of Receive Data Buffer Full

Note: If the overrun error flag UARTSR<OERR> is set during the period between reading the UARTSR and reading the RDBUF, it cannot be cleared by only reading the RDBUF. Therefore, after reading the RDBUF, read the UARTSR again to check whether or not the overrun error flag which should have been cleared still remains set.

11.9.5 Transmit Data Buffer Empty

When no data is in the transmit buffer TDBUF, UARTSR<TBEP> is set to "1", that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UARTSR<TBEP> is set to "1". The UARTSR<TBEP> is cleared to "0" when the TDBUF is written after reading the UARTSR.




Figure 11-9 Generation of Transmit Data Buffer Empty

11.9.6 Transmit End Flag

When data are transmitted and no data is in TDBUF (UARTSR<TBEP> = "1"), transmit end flag UARTSR<TEND> is set to "1". The UARTSR<TEND> is cleared to "0" when the data transmit is started after writing the TDBUF.




Figure 11-10 Generation of Transmit End Flag and Transmit Data Buffer Empty

Not Recommended
for New Design

12. Synchronous Serial Interface (SIO)

The TMP86CH22UG has a clocked-synchronous 8-bit serial interface. Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

Serial interface is connected to outside peripheral devices via SO, SI, SCK port.

12.1 Configuration




Figure 12-1 Serial Interface


12.2 Control

The serial interface is controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status register (SIOSR).

The transmit and receive data buffer is controlled by the SIOCR2<BUF>. The data buffer is assigned to address 0F90H to 0F97H for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with SIOCR2<WAIT>.

SIO Control Register 1




SIOS	Indicate transfer start / stop	0: Stop 1: Start	Write only		
SIOINH	Continue / abort transfer	0: Continuously transfer 1: Abort transfer (Automatically cleared after abort)			
SIOM	Transfer mode select	000: 8-bit transmit mode 010: 4-bit transmit mode 100: 8-bit transmit / receive mode 101: 8-bit receive mode 110: 4-bit receive mode Except the above: Reserved	Write only		
SCK	Serial clock select	NORMAL1/2, IDLE1/2 mode			
			DV7CK = 0	DV7CK = 1	SLOW1/2 SLEEP1/2 mode
		000	$fc/2^{13}$	$fs/2^5$	$fs/2^5$
		001	$fc/2^8$	$fc/2^8$	-
		010	$fc/2^7$	$fc/2^7$	-
		011	$fc/2^6$	$fc/2^6$	-
		100	$fc/2^5$	$fc/2^5$	-
		101	$fc/2^4$	$fc/2^4$	-
110	Reserved				
111	External clock (Input from SCK pin)				

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz]

Note 2: Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3: SIOCR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.


SIO Control Register 2



WAIT	Wait control	Always sets "00" except 8-bit transmit / receive mode. 00: $T_f = T_D$ (Non wait) 01: $T_f = 2T_D$ (Wait) 10: $T_f = 4T_D$ (Wait) 11: $T_f = 8T_D$ (Wait)	Write only
BUF	Number of transfer words (Buffer address in use)	000: 1 word transfer 0F90H 001: 2 words transfer 0F90H ~ 0F91H 010: 3 words transfer 0F90H ~ 0F92H 011: 4 words transfer 0F90H ~ 0F93H 100: 5 words transfer 0F90H ~ 0F94H 101: 6 words transfer 0F90H ~ 0F95H 110: 7 words transfer 0F90H ~ 0F96H 111: 8 words transfer 0F90H ~ 0F97H	

- Note 1: The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4bits when receiving.
- Note 2: Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest address. (The first buffer address transmitted is 0F90H).
- Note 3: The value to be loaded to BUF is held after transfer is completed.
- Note 4: SIOCR2 must be set when the serial interface is stopped. (SIOF = 0).
- Note 5: *: Don't care
- Note 6: SIOCR2 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

SIO Status Register



SIOF	Serial transfer operating status monitor	0: Transfer terminated 1: Transfer in process	Read only
SEF	Shift operating status monitor	0: Shift operation terminated 1: Shift operation in process	

- Note 1: T_f : Frame time, T_D : Data transfer time
- Note 2: After SIOS is cleared to "0", SIOF is cleared to "0" at the termination of transfer or the setting of SIOINH to "1".




Figure 12-2 Frame time (T_f) and Data transfer time (T_D)

12.3 Serial clock

12.3.1 Clock source

Internal clock or external clock for the source clock is selected by SIOCR1<SCK>.

12.3.1.1 Internal clock

Any of six frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 12-1 Serial Clock Rate

SCK	NORMAL 1/2, IDLE 1/2 mode				SLOW 1/2, SLEEP 1/2 mode	
	DV7CK = 0		DV7CK = 1		Clock	Baud Rate
	Clock	Baud Rate	Clock	Baud Rate		
000	$f_c/2^{13}$	1.91 Kbps	$f_s/2^5$	1024 bps	$f_s/2^5$	1024 bps
001	$f_c/2^8$	61.04 Kbps	$f_c/2^8$	61.04 Kbps	-	-
010	$f_c/2^7$	122.07 Kbps	$f_c/2^7$	122.07 Kbps	-	-
011	$f_c/2^6$	244.14 Kbps	$f_c/2^6$	244.14 Kbps	-	-
100	$f_c/2^5$	488.28 Kbps	$f_c/2^5$	488.28 Kbps	-	-
101	$f_c/2^4$	976.56 Kbps	$f_c/2^4$	976.56 Kbps	-	-
110	-	-	-	-	-	-
111	External	External	External	External	External	External

Note: 1 Kbit = 1024 bit ($f_c = 16$ MHz, $f_s = 32.768$ kHz)




Figure 12-3 Automatic Wait Function (at 4-bit transmit mode)

12.3.1.2 External clock

An external clock connected to the SCK pin is used as the serial clock. In this case, output latch of this port should be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program. Therefore, maximum transfer frequency will be 488.3K bit/sec (at $f_c=16$ MHz).




Figure 12-4 External clock pulse width

12.3.2 Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

12.3.2.1 Leading edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the $\overline{\text{SCK}}$ pin input/output).

12.3.2.2 Trailing edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the $\overline{\text{SCK}}$ pin input/output).




Figure 12-5 Shift edge

12.4 Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to “0” when receiving. The data is transferred in sequence starting at the least significant bit (LSB).

12.5 Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred can be selected by SIOCR2<BUF>.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.




Figure 12-6 Number of words to transfer (Example: 1word = 4bit)

12.6 Transfer Mode

SIOCR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

12.6.1 4-bit and 8-bit transfer modes

In these modes, firstly set the SIO control register to the transmit mode, and then write first transmit data (number of transfer words to be transferred) to the data buffer registers (DBR).

After the data are written, the transmission is started by setting SIOCR1<SIOS> to “1”. The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (Buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIOCR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIOCR1<SIOS> to “0” or setting SIOCR1<SIOINH> to “1” in buffer empty interrupt service program.

SIOCR1<SIOS> is cleared, the operation will end after all bits of words are transmitted.

That the transmission has ended can be determined from the status of SIOSR<SIOF> because SIOSR<SIOF> is cleared to “0” when a transfer is completed.

When SIOCR1<SIOINH> is set, the transmission is immediately ended and SIOSR<SIOF> is cleared to “0”.

When an external clock is used, it is also necessary to clear SIOCR1<SIOS> to “0” before shifting the next data; If SIOCR1<SIOS> is not cleared before shift out, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIOCR1<SIOS> should be cleared to “0”, then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to “0”.




Figure 12-7 Transfer Mode (Example: 8bit, 1word transfer, Internal clock)




Figure 12-8 Transfer Mode (Example: 8bit, 1word transfer, External clock)




Figure 12-9 Transmitted Data Hold Time at End of Transfer

12.6.2 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIOCR1<SIOS> to “1” to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIOCR2<BUF> has been received, an INTSIO (Buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

The receiving is ended by clearing SIOCR1<SIOS> to “0” or setting SIOCR1<SIOINH> to “1” in buffer full interrupt service program.

When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to “0” when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIOCR1<SIOINH> is set, the receiving is immediately ended and SIOSR<SIOF> is cleared to “0”. (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to “0” then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to “0”. If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIOCR2<BUF> must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to “0”, read the last data and then switch the transfer mode.




Figure 12-10 Receive Mode (Example: 8bit, 1word transfer, Internal clock)

12.6.3 8-bit transfer / receive mode

After setting the SIO control register to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable the transmit/receive by setting SIOCR1<SIOS> to “1”. When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. When the all receive is enabled, 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the SIOCR2<BUF> has been transferred. Usually, read the receive data from the buffer register in the interrupt service. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the all received data.

When the internal clock is used, a wait is initiated until the received data are read and the next transfer data are written. A wait will not be initiated if even one transfer data word has been written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIOCR1<SIOS> to “0” or setting SIOCR1<SIOINH> to “1” in INTSIO interrupt service program.

When SIOCR1<SIOS> is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS> cleared, the transmitting/receiving is ended at the time that the final bit of the data has been transmitted.

That the transmitting/receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to “0” when the transmitting/receiving is ended.

When SIOCR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIOSR<SIOF> is cleared to “0”.

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to “0”, then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to “0”.

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIOCR2<BUF> must be rewritten before reading and writing of the receive/transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to "0", read the last data and then switch the transfer mode.




Figure 12-11 Transfer / Receive Mode (Example: 8bit, 1word transfer, Internal clock)




Figure 12-12 Transmitted Data Hold Time at End of Transfer / Receive

13. 8-Bit AD Converter (ADC)

The TMP86CH22UG have a 8-bit successive approximation type AD converter.

13.1 Configuration

The circuit configuration of the 8-bit AD converter is shown in Figure 13-1.

It consists of control registers ADCCR1 and ADCCR2, converted value registers ADCDR1 and ADCDR2, a DA converter, a sample-and-hold circuit, a comparator, and a successive comparison circuit.




Figure 13-1 8-bit AD Converter (ADC)

13.2 Control

The AD converter consists of the following four registers:

1. AD converter control register 1 (ADCCR1)

This register selects the analog channels in which to perform AD conversion and controls the AD converter as it starts operating.

2. AD converter control register 2 (ADCCR2)

This register selects the AD conversion time and controls the connection of the DA converter (ladder resistor network).


3. AD converted value register (ADCDR1)

This register is used to store the digital value after being converted by the AD converter.

4. AD converted value register (ADCDR2)

This register monitors the operating status of the AD converter.

AD Converter Control Register 1



ADRS	AD conversion start	0: Start 1: Start	R/W
AINDS	Analog input control	0: Analog input enable 1: Analog input disable	
SAIN	Analog input channel select	0000: Reserved 0001: AIN1 0010: AIN2 0011: AIN3 0100: AIN4 0101: Reserved 0110: Reserved 0111: Reserved 1000: Reserved 1001: Reserved 1010: Reserved 1011: Reserved 1100: Reserved 1101: Reserved 1110: Reserved 1111: Reserved	

Note 1: Select analog input when AD converter stops (ADCDR2<ADBF> = "0").

Note 2: When the analog input is all use disabling, the ADCCR1<AINDS> should be set to "1".

Note 3: During conversion, do not perform output instruction to maintain a precision for all of the pins. And port near to analog input, do not input intense signaling of change.

Note 4: The ADRS is automatically cleared to "0" after starting conversion.


Note 5: Do not set ADCCR1<ADRS> newly again during AD conversion. Before setting ADCCR1<ADRS> newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).

Note 6: After STOP or SLOW/SLEEP mode are started, AD converter control register 1 (ADCCR1) is all initialized and no data can be written in this register. Therefore, to use AD converter again, set the ADCCR1 newly after returning to NORMAL1 or NORMAL2 mode.

Note 7: Although ADCCR1<SAIN> is initialized to "Reserved value" after reset, set the suitable analog input channel when using AD converter.

Note 8: Always set bit 5 in ADCCR1 to "1" and set bit 6 in ADCCR1 to "0".

AD Converter Control Register 2



IREFON	DA converter (ladder resistor) connection control	0:	Connected only during AD conversion	
		1:	Always connected	R/W
ACK	AD conversion time select	000:	39/fc	R/W
		001:	Reserved	
		010:	78/fc	
		011:	156/fc	
		100:	312/fc	
		101:	624/fc	
		110:	1248/fc	
		111:	Reserved	

- Note 1: Always set bit 0 in ADCCR2 to "0" and set bit 4 in ADCCR2 to "1".
- Note 2: When a read instruction for ADCCR2, bit 6 to 7 in ADCCR2 read in as undefined data.
- Note 3: After STOP or SLOW/SLEEP mode are started, AD converter control register 2 (ADCCR2) is all initialized and no data can be written in this register. Therefore, to use AD converter again, set the ADCCR2 newly after returning to NORMAL1 or NORMAL2 mode.


Table 13-1 Conversion Time according to ACK Setting and Frequency

Condition ACK	Conversion time'	16MHz	8MHz	4 MHz	2 MHz	10MHz	5 MHz	2.5 MHz
000	39/fc	-	-	-	19.5 μs	-	-	15.6 μs
001	Reserved							
010	78/fc	-	-	19.5 μs	39.0 μs	-	15.6 μs	31.2 μs
011	156/fc	-	19.5 μs	39.0 μs	78.0 μs	15.6 μs	31.2 μs	62.4 μs
100	312/fc	19.5 μs	39.0 μs	78.0 μs	156.0 μs	31.2 μs	62.4 μs	124.8 μs
101	624/fc	39.0 μs	78.0 μs	156.0 μs	-	62.4 μs	124.8 μs	-
110	1248/fc	78.0 μs	156.0 μs	-	-	124.8 μs	-	-
111	Reserved							


- Note 1: Settings for "-" in the above table are inhibited.
- Note 2: Set conversion time by Supply Voltage(VDD) as follows.

- VDD = 4.5 to 5.5 V (15.6 μs or more)
- VDD = 2.7 to 5.5 V (31.2 μs or more)
- VDD = 1.8 to 5.5 V (124.8 μs or more)

AD Conversion Result Register



AD Conversion Result Register



EOCF	AD conversion end flag	0:	Before or during conversion	
		1:	Conversion completed	Read only
ADBF	AD conversion busy flag	0:	During stop of AD conversion	
		1:	During AD conversion	

- Note 1: The ADCDR2<EOCF> is cleared to "0" when reading the ADCDR1. Therefore, the AD conversion result should be read to ADCDR2 more first than ADCDR1.
- Note 2: ADCDR2<ADBF> is set to "1" when AD conversion starts and cleared to "0" when the AD conversion is finished. It also is cleared upon entering STOP or SLOW mode.
- Note 3: If a read instruction is executed for ADCDR2, read data of bits 7, 6 and 3 to 0 are unstable.

13.3 Function

13.3.1 AD Converter Operation

When ADCCR1<ADRS> is set to "1", AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is thereby started.

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1) and at the same time ADCDR2<EOCF> is set to "1", the AD conversion finished interrupt (INTADC) is generated.

ADCCR1<ADRS> is automatically cleared after AD conversion has started. Do not set ADCCR1<ADRS> newly again (restart) during AD conversion. Before setting ADRS newly again, check ADCDR<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).




Figure 13-2 AD Converter Operation

13.3.2 AD Converter Operation

1. Set up the AD converter control register 1 (ADCCR1) as follows:
 - Choose the channel to AD convert using AD input channel select (SAIN).
 - Specify analog input enable for analog input control (AINDS).
2. Set up the AD converter control register 2 (ADCCR2) as follows:
 - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Table 13-1.
 - Choose IREFON for DA converter control.
3. After setting up 1. and 2. above, set AD conversion start (ADRS) of AD converter control register 1 (ADCCR1) to "1".
4. After an elapse of the specified AD conversion time, the AD converted value is stored in AD converted value register 1 (ADCDR1) and the AD conversion finished flag (EOCF) of AD converted value register 2 (ADCDR2) is set to "1", upon which time AD conversion interrupt INTADC is generated.
5. EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

Example :After selecting the conversion time of 19.5 μ s at 16 MHz and the analog input channel AIN3 pin, perform AD conversion once. After checking EOCF, read the converted value and store the 8-bit data in address 009FH on RAM.

```

; AIN SELECT
:
: ; Before setting the AD Converter register, set each port reg-
: ; ister suitably (For detail, see chapter of I/O port.)
LD (ADCCR1), 00100011B ; Select AIN3
LD (ADCCR2), 11011000B ; Select conversion time (312/fc) and operation mode
; AD CONVERT START
SET (ADCCR1), 7 ; ADRS = 1
SLOOP: TEST (ADCDR2), 5 ; EOCF = 1 ?
JRS T, SLOOP
; RESULT DATA READ
LD A, (ADCDR1)
LD (9FH), A

```

13.3.3 STOP and SLOW Mode during AD Conversion

When the STOP or SLOW mode is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCR1 and ADCCR2 are initialized to initial value.). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering STOP or SLOW mode.) When restored from STOP or SLOW mode, AD conversion is not automatically restarted, so it is necessary to restart AD conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

13.3.4 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 13-3.




Figure 13-3 Analog Input Voltage and AD Conversion Result (typ.)

Not Recommended for New Design

13.4 Precautions about AD Converter

13.4.1 Restrictions for AD Conversion interrupt (INTADC) usage

When an AD interrupt is used, it may not be processed depending on program composition. For example, if an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed.

The completion of AD conversion can be detected by the following methods:

(1) Method not using the AD conversion end interrupt

Whether or not AD conversion is completed can be detected by monitoring the AD conversion end flag (EOCF) by software. This can be done by polling EOCF or monitoring EOCF at regular intervals after start of AD conversion.

(2) Method for detecting AD conversion end while a lower-priority interrupt is being processed

While an interrupt with priority lower than INTADC is being processed, check the AD conversion end flag (EOCF) and interrupt latch IL15. If $IL15 = 0$ and $EOCF = 1$, call the AD conversion end interrupt processing routine with consideration given to PUSH/POP operations. At this time, if an interrupt request with priority higher than INTADC has been set, the AD conversion end interrupt processing routine will be executed first against the specified priority. If necessary, we recommend that the AD conversion end interrupt processing routine be called after checking whether or not an interrupt request with priority higher than INTADC has been set.

13.4.2 Analog input pin voltage range

Make sure the analog input pins (AIN1 to AIN4) are used at voltages within VSS below VDD. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

13.4.3 Analog input shared pins

The analog input pins (AIN1 to AIN4) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

13.4.4 Noise countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 13-4. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is 5 k Ω or less. Toshiba also recommends attaching a capacitor external to the chip.




Figure 13-4 Analog Input Equivalent Circuit and Example of Input Pin Processing

Not Recommended for New Design

14. Key-on Wakeup (KWU)

In the TMP86CH22UG, the STOP mode is released by not only P20($\overline{\text{INT5}}/\overline{\text{STOP}}$) pin but also STOP2 pin.

When the STOP mode is released by STOP2 pin, the $\overline{\text{STOP}}$ pin needs to be used. In details, refer to the following section " 14.2 Control ".

14.1 Configuration




Figure 14-1 Key-on Wakeup Circuit

14.2 Control

STOP2 pin can controlled by Key-on Wakeup Control Register (STOPPCR). It can be configured as enable/disable in 1-bit unit. When this pin is used for STOP mode release, configure corresponding I/O pin to input mode by I/O port register beforehand.

Key-on Wakeup Control Register

STOPPCR (0F9AH)	7	6	5	4	3	2	1	0	(Initial value: **** *)
				STOP2					
	STOP2	STOP mode released by STOP2			0:Disable 1:Enable			Write only	

14.3 Function

Stop mode can be entered by setting up the System Control Register (SYSCR1), and can be exited by detecting the "L" level on STOP2 pin, which are enabled by STOPPCR, for releasing STOP mode (Note1).

Also, the level of the STOP2 pin can be confirmed by reading corresponding I/O port data register, check STOP2 pin "H" that is enabled by STOPPCR before the STOP mode is started (Note2).

Note 1: When the STOP mode released by the edge release mode (SYSCR1<RELM> = "0"), inhibit input from STOP2 pin by Key-on Wakeup Control Register (STOPPCR) or must be set "H" level into STOP2 pin that is available input during STOP mode.

Note 2: When the $\overline{\text{STOP}}$ pin input is high or STOP2 pin input which is enabled by STOPPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm up).

Note 3: $\overline{\text{STOP}}$ pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOP2 pin, $\overline{\text{STOP}}$ pin also should be used as STOP mode release function.

Note 4: In STOP mode, Key-on Wakeup pin which is enabled as input mode (for releasing STOP mode) by Key-on Wakeup Control Register (STOPCR) may generate the penetration current, so the said pin must be disabled AD conversion input (analog voltage input).

Note 5: When the STOP mode is released by STOP2 pin, the level of $\overline{\text{STOP}}$ pin should hold "L" level (Figure 14-2).




Figure 14-2 Priority of STOP pin and STOP2 pin

Table 14-1 Release level (edge) of STOP mode

Pin name	Release level (edge)	
	SYSCR1<RELM>="1" (Note2)	SYSCR1<RELM>="0"
$\overline{\text{STOP}}$	"H" level	Rising edge
STOP2	"L" level	Don't use (Note1)

Not Recommended for New Design

15. LCD Driver

The TMP86CH22UG has a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:

1. Segment output port 23 pins (SEG31 to SEG9)
2. Common output port 4 pins (COM3 to COM0)

In addition, VLC pin is provided for the LCD power supply.

The devices that can be directly driven is selectable from LCD of the following drive methods:

- | | | |
|----------------------------|-----------------|--------------------------|
| 1. 1/4 Duty (1/3 Bias) LCD | Max 92 Segments | (8 segments × 11 digits) |
| 2. 1/3 Duty (1/3 Bias) LCD | Max 69 Segments | (8 segments × 8 digits) |
| 3. 1/3 Duty (1/2 Bias) LCD | Max 69 Segments | (8 segments × 8 digits) |
| 4. 1/2 Duty (1/2 Bias) LCD | Max 46 Segments | (8 segments × 5 digits) |
| 5. Static LCD | Max 23 Segments | (8 segments × 2 digits) |

15.1 Configuration




Figure 15-1 LCD Driver

15.2 Control

The LCD control register (LCDCR) controls the LCD driver. EDSP specifies whether to enable the LCD display. If EDSP is cleared to “0” for blanking, the power switch for the VLC pin is turned off. So, the COM pin and pin output selected with SEG enter GND level.

LCD Driver Control Register


LCDCR (0027H)	7	6	5	4	3	2	1	0	
	EDSP	LRSEL		DUTY			SLF		(Initial value: 0000 0000)

EDSP	LCD display control	0: Blanking 1: Enables LCD display (Blanking is released)						R/W	
LRSE	Period selection of enabling (turn on) of the low bleeder resistor (for implementing appropriate LCD panel drive capability)	NORMAL1/2, IDLE1/2 mode				SLOW1/2, SLEEP1/2 mode			
		SLF Setting				SLF Setting			
			11	10	01	00	01		00
		00:	$2^9/fc$	$2^7/fc$	$2^8/fc$	$2^9/fc$	$1/fs$		$2/fs$
		01:	$2^9/fc$	$2^{10}/fc$	$2^{11}/fc$	$2^{12}/fc$	$2^3/fs$		$2^4/fs$
		10:	Always enabling						
11:	Reserved								
DUTY	Selection of driving methods	000: 1/4 Duty (1/3 Bias) 001: 1/3 Duty (1/3 Bias) 010: 1/3 Duty (1/2 Bias) 011: 1/2 Duty (1/2 Bias) 100: Static 101: Reserved 110: Reserved 111: Reserved							
SLF	Selection of LCD frame frequency	NORMAL1/2, IDLE0/1/2 mode				SLOW1/2, SLEEP1/2 mode			
		00:	$fc/2^{17}$ [Hz]			$fs/2^9$ [Hz]			
		01:	$fc/2^{16}$			$fs/2^8$			
		10:	$fc/2^{15}$			Reserved			
		11:	$fc/2^{13}$			Reserved			

- Note 1: The base-frequency (SLF) source clock is switched between high and low frequencies by the SYSCR2<SYSCK> programming. The base frequency does not depend on the TBTCR<DV7CK> programming.
- Note 2: If the setting of SYSCR2<SYSCK> is changed, be sure to turn off the LCD (clear EDSP to “0”) to avoid the output of incorrect waveform.
- Note 3: Programming LRSE properly according to the LCD panel used. As the LRSE programming increases (lengthen the period of enabling of the low resistor), the drive capability becomes higher while the power dissipation increases. Reversely, as the LRSE programming decreases shorten the period of enabling of the low resistor, the drive capability becomes lower while the power consumption decreases.
- Note 4: If the IDLE0, SLEEP0, or STOP mode is activated when the display is enabled, LCDCR<EDSP> is automatically changed to “0” to blank the display.

15.2.1 LCD driving methods

As for LCD driving method, 5 types can be selected by LCDCCR<DUTY>. The driving method is initialized in the initial program according to the LCD used.



Note 1: f_F : Frame frequency

Note 2: V_{LCD} : LCD drive voltage ($= V_{DD} - V_{LC}$)

Figure 15-2 LCD Drive Waveform (COM - SEG pins)

15.2.2 Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 15-1. The base frequency is selected by LCDCR<SLF> according to the frequency f_c and f_s of the basic clock to be used.

Table 15-1 Setting of LCD Frame Frequency for high frequency clock

(a) At the SYSCR2<SYSCK> = "0".

SLF	Base Frequency [Hz]	Frame Frequency [Hz]			
		1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{f_c}{2^{17}}$	$\frac{f_c}{2^{17}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{17}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{17}}$	$\frac{f_c}{2^{17}}$
	($f_c = 16$ MHz)	122	163	244	122
	($f_c = 8$ MHz)	61	81	122	61
01	$\frac{f_c}{2^{16}}$	$\frac{f_c}{2^{16}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{16}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{16}}$	$\frac{f_c}{2^{16}}$
	($f_c = 8$ MHz)	122	163	244	122
	($f_c = 4$ MHz)	61	81	122	61
10	$\frac{f_c}{2^{15}}$	$\frac{f_c}{2^{15}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{15}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{15}}$	$\frac{f_c}{2^{15}}$
	($f_c = 4$ MHz)	122	163	244	122
	($f_c = 2$ MHz)	61	81	122	61
11	$\frac{f_c}{2^{14}}$	$\frac{f_c}{2^{14}}$	$\frac{4}{3} \cdot \frac{f_c}{2^{14}}$	$\frac{4}{2} \cdot \frac{f_c}{2^{14}}$	$\frac{f_c}{2^{14}}$
	($f_c = 2$ MHz)	122	162	244	122
	($f_c = 1$ MHz)	61	81	122	61

Note: f_c : High-frequency clock [Hz]

Table 15-2 Setting of LCD Frame Frequency for low frequency clock

(b) At the SYSCR2<SYSCK> = "1".

SLF	Base Frequency [Hz]	Frame Frequency [Hz]			
		1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{f_s}{2^9}$	$\frac{f_s}{2^9}$	$\frac{4}{3} \cdot \frac{f_s}{2^9}$	$\frac{4}{2} \cdot \frac{f_s}{2^9}$	$\frac{f_s}{2^9}$
	($f_s = 32.768$ kHz)	64	85	128	64
01	$\frac{f_s}{2^8}$	$\frac{f_s}{2^8}$	$\frac{4}{3} \cdot \frac{f_s}{2^8}$	$\frac{4}{2} \cdot \frac{f_s}{2^8}$	$\frac{f_s}{2^8}$
	($f_s = 32.768$ kHz)	128	171	256	128
1*	Reserved				

Note: f_s : Low-frequency clock [Hz]

15.2.3 LCD drive voltage

LCD driving voltage VLCD is given as potential difference $VDD - VLC$ between pins VDD and VLC. Therefore, when the CPU voltage and LCD drive voltage are the same, VLC pin will be connected to VSS pin. The LCD lights when the potential difference between segment output and common output is $\pm VLCD$. Otherwise it turns off.

During reset, the power switch of LCD driver is automatically turned off, shutting off the VLC voltage.

After reset, if the P*LCR register (*; Port No.) for each port is set to "1" with LCDCR<EDSP> = "0", a GND level is output from the pin which can be used as segment.

The power switch is turned on to supply VLC voltage to LCD driver by setting with LCDCR<EDSP> to "1".

If the IDLE0, SLEEP0, or STOP mode is activated, LCDCR<EDSP> is automatically changed to "0" to blank the display. To turn the display back on after releasing from the previous mode, set LCDCR<EDSP> to "1" again.

Note: During reset, the LCD common outputs (COM3 to COM0) are fixed "0" level. However, the multiplex port (input/output port or SEG output is selectable) becomes high impedance. Therefore, when the reset input is long remarkably, ghost problem may appear in LCD display.

15.2.4 Adjusting the LCD panel drive capability

The LCD panel drive capability can be adjusted by programming LCDCR<LRSE>. When the period of enabling of the low bleeder resistor is lengthened, the drive capability becomes higher while the power consumption increases. Reversely, when the period of enabling of the low bleeder resistor is shortened, the drive capability becomes lower while the power consumption decreases. If the drive capability is not enough, the LCD display might present a ghost problem. So, implement the optimum drive capability for the LCD panel used. The figure below shows the bleeder resistance timing and equivalent circuit for 1/4 duty and 1/3 bias.




Figure 15-3 Bleeder Resistance Selection with LCDCR<LRSE> (for 1/4 duty and 1/3 bias)

15.3 LCD Display Operation

15.3.1 Display data setting

Display data is stored to the display data area (address 0F84H to 0F8FH, 12 bytes) in the DBR. The display data stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Table 15-4 shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is “1” and turn off when “0”. According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 15-3).

Table 15-3 Driving Method and Bit for Display Data

Driving methods	Bit 7/3	Bit 6/2	Bit 5/1	Bit 4/0
1/4 Duty	COM3	COM2	COM1	COM0
1/3 Duty	-	COM2	COM1	COM0
1/2 Duty	-	-	COM1	COM0
Static	-	-	-	COM0

Note: -: This bit is not used for display data

Table 15-4 LCD Display Data Area (DBR)

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0F84H		SEG9						Reserved
0F85H		SEG11						SEG10
0F86H		SEG13						SEG12
0F87H		SEG15						SEG14
0F88H		SEG17						SEG16
0F89H		SEG19						SEG18
0F8AH		SEG21						SEG20
0F8BH		SEG23						SEG22
0F8CH		SEG25						SEG24
0F8DH		SEG27						SEG26
0F8EH		SEG29						SEG28
0F8FH		SEG31						SEG30
	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

15.3.2 Blanking

Blanking is enabled when LCDCR<EDSP> is cleared to “0”.

To blank the LCD display and turn it off, a GND-level signal is output to the COM pin and the port which can be used as the segment by setting of P*LCR register (*; Port No.). At this time, the power switch of VLC pin is turned off.

15.4 Control Method of LCD Driver

15.4.1 Initial setting

Figure 15-4 shows the flowchart of initialization.

Example :To operate a 1/4 duty LCD of 32 segments × 4 com-mons at frame frequency $f_c/2^{16}$ [Hz],
The period of enabling of the low bleeder resistor: $2^8/f_c$

LD	(LCDCR), 0000001B	; Sets LCD driving method, The period of enabling of low bleeder resistor and frame frequency.
LD	(P*LCR), 0FFH	; Sets segment output control register. (*; Port No.)
:	:	
:	:	; Sets the initial value of display data.
LD	(LCDCR), 1000001B	; Display enable




Figure 15-4 Initial Setting of LCD Driver

15.4.2 Store of display data

Generally, display data are prepared as fixed data in program memory (ROM) and stored in display data area by load command.

Example :(1) To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80H (when pins COM and SEG are connected to LCD as in Figure 15-5), display data become as shown in Table 15-5.

	LD	A, (80H)
	ADD	A, TABLE-\$-7
	LD	HL, 0F85H
	LD	W, (PC + A)
	LD	(HL), W
	RET	
TABLE:	DB	11011111B, 00000110B, 11100011B, 10100111B, 00110110B, 10110101B, 11110101B, 00010111B, 11110111B, 10110111B

Note: DB is a byte data definition instruction.














Figure 15-5 Example of COM, SEG Pin Connection (1/4 duty)

Table 15-5 Example of Display Data (1/4 duty)

No.	Display	Display data	No.	Display	Display data
0		11011111	5		10110101
1		00000110	6		11110101
2		11100011	7		00000111
3		10100111	8		11110111
4		00110110	9		10110111

Example: (2) Table 15-6 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 15-5. The connection between pins COM and SEG are the same as shown in Figure 15-6.




Figure 15-6 Example of COM, SEG Pin Connection

Table 15-6 Example of Display Data (1/2 duty)

Number	Display data		Number	Display data	
	High order address	Low order address		High order address	Low order address
0	**01**11	**01**11	5	**11**10	**01**01
1	**00**10	**00**10	6	**11**11	**01**01
2	**10**01	**01**11	7	**01**10	**00**11
3	**10**10	**01**11	8	**11**11	**01**11
4	**11**10	**00**10	9	**11**10	**01**11

Note: *: Don't care

15.4.3 Example of LCD driver output




Figure 15-7 1/4 Duty (1/3 Bias) Drive




Figure 15-8 1/3 Duty (1/3 Bias) Drive

Not Recommended for New Design




Figure 15-9 1/3 Duty (1/2 Bias) Drive

Not for New




Figure 15-10 1/2 Duty (1/2 Bias) Drive

Not for New





Figure 15-11 Static Drive

Not Recommended for New Design

Not Recommended
for New Design

16. Input/Output Circuit

16.1 Control pins



The input/output circuitries of the TMP86CH22UG control pins are shown below.

Control Pin	I/O	Input/Output Circuitry	Remarks
XIN XOUT	Input Output		Resonator connecting pins (high frequency) $R_f = 1.2 \text{ M}\Omega$ (typ.) $R_o = 0.5 \text{ k}\Omega$ (typ.)
XTIN XTOUT	Input Output		Resonator connecting pins (Low frequency) $R_f = 6 \text{ M}\Omega$ (typ.) $R_o = 220 \text{ k}\Omega$ (typ.)
$\overline{\text{RESET}}$	Input		Hysteresis input Pull-up resistor $R_{IN} = 220 \text{ k}\Omega$ (typ.) $R = 100 \Omega$ (typ.)
TEST	Input		Pull-down resistor $R_{IN} = 70 \text{ k}\Omega$ (typ.) $R = 100 \Omega$ (typ.)

Note: The TEST pin of TMP86PH22UG does not have a pull-down resistor. Fix the TEST pin at Low level.

16.2 Input/Output Ports

Port	I/O	Input/Output Circuitry	Remarks
P1	I/O	<p>Initial "High-Z"</p>	<p>Tri-state I/O Hysteresis input R = 100 Ω (typ.) LCD segment output</p>
P5 P70 to P76	I/O	<p>Initial "High-Z"</p>	<p>Tri-state I/O R = 100 Ω (typ.) LCD segment output</p>
P20	I/O	<p>Initial "High-Z"</p>	<p>Sink open drain output Hysteresis input R = 100 Ω (typ.)</p>
P21 P22	I/O	<p>Initial "High-Z"</p>	<p>Sink open drain output Hysteresis input R = 100 Ω (typ.)</p>
P33 P34	I/O	<p>Initial "High-Z"</p>	<p>Tri-state I/O Hysteresis input High current output (Nch) R = 100 Ω (typ.)</p>

Port	I/O	Input/Output Circuitry	Remarks
P37	Output	<p>Initial "High-Z"</p>  <p>Output latch input</p> <p>Data output</p> <p>Disable</p> <p>VDD</p>	<p>Sink open drain output</p> <p>High current output (Nch)</p>
P61 to P64	I/O	<p>Initial "High-Z"</p>  <p>Analog input</p> <p>Data output</p> <p>Output latch input</p> <p>Disable</p> <p>Pin input</p> <p>Key-on Wakeup</p> <p>VDD</p> <p>R</p>	<p>Tri-state I/O</p> <p>Hysteresis input</p> <p>R = 100 Ω (typ.)</p> <p>Analog input</p> <p>Key on wake up input (P64 only)</p>

Not Recommended for New Designs

Not Recommended
for New Design

17. Electrical Characteristics

17.1 Absolute Maximum Ratings

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

(V_{SS} = 0 V)

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V _{DD}		-0.3 to 6.5	V
Input Voltage	V _{IN}		-0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}		-0.3 to V _{DD} + 0.3	V
Output Current (Per 1 pin)	I _{OUT1}	P1, P33, P34, P5, P6, P7 Port	1.8	mA
	I _{OUT2}	P1, P2, P5, P6, P7 Port	3.2	
	I _{OUT3}	P33, P34, P37 Port	30	
Output Current (Total)	Σ I _{OUT1}	P1, P33, P34, P5, P6, P7 Port	30	
	Σ I _{OUT2}	P1, P2, P5, P6, P7 Port	60	
	Σ I _{OUT3}	P33, P34, P37 Port	60	
Power Dissipation [T _{opr} = 85°C]	PD		350	
Soldering Temperature (Time)	T _{sld}		260 (10 s)	
Storage Temperature	T _{stg}		-55 to 125	°C
Operating Temperature	T _{opr}		-40 to 85	

Not Recommended for New

17.2 Recommended Operating Condition

The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

($V_{SS} = 0$ V, $T_{opr} = -40$ to 85°C)

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply Voltage	V_{DD}		$f_c = 16$ MHz	NORMAL1, 2 mode	4.5	5.5
				IDLE0, 1, 2 mode		
			$f_c = 8$ MHz	NORMAL1, 2 mode	2.7	
				IDLE0, 1, 2 mode		
			$f_c = 4.2$ MHz	NORMAL1, 2 mode	1.8 (Note1)	
				IDLE0, 1, 2 mode		
$f_s = 32.768$ kHz	SLOW1, 2 mode					
	SLEEP0, 1, 2 mode					
	STOP mode					
Input High Level	V_{IH1}	Except Hysteresis input	$V_{DD} \geq 4.5$ V	$V_{DD} \times 0.70$	V_{DD}	V
	V_{IH2}	Hysteresis input		$V_{DD} \times 0.75$		
	V_{IH3}			$V_{DD} < 4.5$ V		
Input Low Level	V_{IL1}	Except Hysteresis input	$V_{DD} \geq 4.5$ V	0	$V_{DD} \times 0.30$	V
	V_{IL2}	Hysteresis input			$V_{DD} \times 0.25$	
	V_{IL3}				$V_{DD} < 4.5$ V	
Clock Frequency	f_c	XIN, XOUT	$V_{DD} = 1.8$ V to 5.5 V	1.0	4.2	MHz
			$V_{DD} = 2.7$ V to 5.5 V		8.0	
			$V_{DD} = 4.5$ V to 5.5 V		16.0	
	f_s	XTIN, XTOUT		30.0	34.0	kHz

Note 1: When the supply voltage is 1.8 V $\leq V_{DD} < 2.0$ V, the operating temperature is $T_{opr} = -20$ to 85°C .

17.3 DC Characteristics

(V_{SS} = 0 V, T_{opr} = -40 to 85°C)

Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input		-	0.9	-	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 0 V	-	-	-2	μA
	I _{IN2}	Sink Open Drain, Tri-state	V _{DD} = 5.5 V, V _{IN} = 5.5 V/0 V	-	-	±2	
	I _{IN3}	RESET	V _{DD} = 5.5 V, V _{IN} = 5.5 V	-	-	+2	
Input Resistance	R _{IN1}	TEST Pull-Down	V _{DD} = 5.5 V, V _{IN} = 5.5 V	-	70	-	kΩ
	R _{IN2}	RESET Pull-Up	V _{DD} = 5.5 V, V _{IN} = 0 V	100	220	450	
Output leakage current	I _{LO1}	Sink Open Drain Port	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	-	2	μA
	I _{LO2}	Tri-state Port	V _{DD} = 5.5 V, V _{OUT} = 5.5 V/0 V	-	-	±2	
Output High Voltage	V _{OH}	C-MOS, Tri-state Port	V _{DD} = 4.5 V, I _{OH} = -0.7 mA	4.1	-	-	V
Output Low Voltage	V _{OL}	Except XOUT, P33, P34 and P37 Port	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	-	-	0.4	
Output Low Current	I _{OL}	High Current Port (P33, P34 and P37 Port)	V _{DD} = 4.5 V, V _{OL} = 1.0 V	-	20	-	mA
Supply Current in NORMAL1, 2 mode	I _{DD}		V _{DD} = 5.5 V V _{IN} = 5.3 V/0.2 V f _c = 16 MHz f _s = 32.768 kHz (Except LCD current, Include AD current)	-	11.1	16.0	mA
Supply Current in IDLE0, 1, 2 mode				-	7.1	11.0	
Supply Current in NORMAL1, 2 mode				-	10.5	15.0	
Supply Current in IDLE0, 1, 2 mode				-	6.5	10.0	
Supply Current in SLOW1 mode				-	10	21	μA
Supply Current in SLEEP1 mode				-	7.5	16	
Supply Current in SLEEP0 mode				-	5	12	
Supply Current in STOP mode				-	0.5	10	

Note 1: Typical values show those at T_{opr} = 25°C, V_{DD} = 5 V

Note 2: Input current (I_{IN1}, I_{IN3}): The current through pull-up or pull-down resistor is not included.

Note 3: When the LCD driver is enable, I_{LCD} current is added to I_{DD}. Refer to the LCD characteristics about I_{LCD}. When the AD converter is enable, ladder resistance current is added to I_{DD}.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE0, 1, 2.

17.4 LCD Characteristics

($V_{SS} = 0\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$)

Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
LCD resistor current ($V_{DD} - VLC$)	I_{LCD}		$V_{DD} = 5.5\text{ V}$, $VLC = 0\text{ V}$ $R_{OS1} = R_{OC1} = 20\text{k}\Omega$ 1/4 Duty, 1/3 Bias	-	92	-	μA
			$V_{DD} = 5.5\text{ V}$, $VLC = 0\text{ V}$ $R_{OS1} = R_{OC1} = 200\text{k}\Omega$ 1/4 Duty, 1/3 Bias	-	9.2	-	
			$V_{DD} = 3.0\text{ V}$, $VLC = 0\text{ V}$ $R_{OS1} = R_{OC1} = 20\text{k}\Omega$ 1/4 Duty, 1/3 Bias	-	50	-	
			$V_{DD} = 3.0\text{ V}$, $VLC = 0\text{ V}$ $R_{OS1} = R_{OC1} = 200\text{k}\Omega$ 1/4 Duty, 1/3 Bias	-	5	-	
Segment Output Low Resistance	R_{OS1}	SEG pin		-	20	-	$\text{k}\Omega$
Common Output Low Resistance	R_{OC1}	COM pin		-	20	-	
Segment Output High Resistance	R_{OS2}	SEG pin		-	200	-	
Common Output High Resistance	R_{OC2}	COM pin		-	200	-	
Segment/Common Output Voltage	$V_{O2/3}$	SEG/COM pin	$V_{DD} = 5.0\text{ V}$, $VLC = 2.0\text{ V}$	3.8	-	4.2	V
	$V_{O1/2}$			3.3	-	3.7	
	$V_{O1/3}$			2.8	-	3.2	

Note 1: Output resistors R_{OS} and R_{OC} indicate "ON" when switching levels.

Note 2: $V_{O2/3}$ indicates the output voltage at 2/3 level when operating in the 1/4 or 1/3 duty mode.

Note 3: $V_{O1/2}$ indicates the output voltage at 1/2 level when operating in the 1/2 or static duty mode.

Note 4: $V_{O1/3}$ indicates the output voltage at 1/3 level when operating in the 1/4 or 1/3 duty mode.

Note 5: When using LCD, it is necessary to consider values of $R_{OS1/2}$ and $R_{OC1/2}$.

17.5 AD Conversion Characteristics

($V_{SS} = 0.0\text{ V}$, $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Input Voltage	V_{AIN}		V_{SS}	–	V_{DD}	V
Non linearity Error		$V_{DD} = 5.0\text{ V}$ $V_{SS} = 0.0\text{ V}$	–	–	± 1	LSB
Zero Point Error			–	–	± 1	
Full Scale Error			–	–	± 1	
Total Error			–	–	± 2	

($V_{SS} = 0.0\text{ V}$, $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Input Voltage	V_{AIN}		V_{SS}	–	V_{DD}	V
Non linearity Error		$V_{DD} = 2.7\text{ V}$ $V_{SS} = 0.0\text{ V}$	–	–	± 1	LSB
Zero Point Error			–	–	± 1	
Full Scale Error			–	–	± 1	
Total Error			–	–	± 2	

($V_{SS} = 0.0\text{ V}$, $2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$) (Note 4)

($V_{SS} = 0.0\text{ V}$, $1.8\text{ V} \leq V_{DD} < 2.0\text{ V}$, $T_{opr} = -10\text{ to }85^\circ\text{C}$) (Note 4)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Input Voltage	V_{AIN}		V_{SS}	–	V_{DD}	V
Non linearity Error		$V_{DD} = 1.8\text{ V}$ $V_{SS} = 0.0\text{ V}$	–	–	± 2	LSB
Zero Point Error			–	–	± 2	
Full Scale Error			–	–	± 2	
Total Error			–	–	± 4	

Note 1: The total error includes all errors except a quantization error, and is defined as maximum deviation from the ideal conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage.
About conversion time, please refer to "8-bit AD converter (ADC)".

Note 3: Please use input voltage to AIN input Pin in limit of $V_{DD} - V_{SS}$.
When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

Note 4: When AD is used with $V_{DD} < 2.0\text{ V}$, the guaranteed temperature range varies with the operating voltage.

Not for

17.6 AC Characteristics

($V_{SS} = 0\text{ V}$, $V_{DD} = 4.5\text{ to }5.5\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	t _{cy}	NORMAL1, 2 mode	0.25	-	4	μs
		IDLE1, 2 mode				
		SLOW1, 2 mode	117.6	-	133.3	
		SLEEP1, 2 mode				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input)	-	31.25	-	ns
Low Level Clock Pulse Width	t _{WCL}	fc = 16 MHz				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XTIN input)	-	15.26	-	μs
Low Level Clock Pulse Width	t _{WCL}	fs = 32.768 kHz				

($V_{SS} = 0\text{ V}$, $V_{DD} = 2.7\text{ to }4.5\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	t _{cy}	NORMAL1, 2 mode	0.5	-	4	μs
		IDLE1, 2 mode				
		SLOW1, 2 mode	117.6	-	133.3	
		SLEEP1, 2 mode				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input)	-	62.5	-	ns
Low Level Clock Pulse Width	t _{WCL}	fc = 8 MHz				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XTIN input)	-	15.26	-	μs
Low Level Clock Pulse Width	t _{WCL}	fs = 32.768 kHz				

($V_{SS} = 0\text{ V}$, $V_{DD} = 1.8\text{ to }2.7\text{ V}$, $T_{opr} = -40\text{ to }85^\circ\text{C}$)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	t _{cy}	NORMAL1, 2 mode	0.95	-	4	μs
		IDLE1, 2 mode				
		SLOW1, 2 mode	117.6	-	133.3	
		SLEEP1, 2 mode				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input)	-	119.05	-	ns
Low Level Clock Pulse Width	t _{WCL}	fc = 4.2 MHz				
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XTIN input)	-	15.26	-	μs
Low Level Clock Pulse Width	t _{WCL}	fs = 32.768 kHz				

Note 1: When the supply voltage is $1.8\text{ V} \leq V_{DD} < 2.0\text{ V}$, the operating temperature is $T_{opr} = -20\text{ to }85^\circ\text{C}$.


17.7 Timer Counter 1 input (ECIN) Characteristics

(V_{SS} = 0 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit	
TC1 input (ECIN input)	t _{TC1}	Frequency measurement mode V _{DD} = 4.5 to 5.5 V	Single edge count	–	–	16	MHz
			Both edge count	–	–	16	
		Frequency measurement mode V _{DD} = 2.7 to 4.5 V	Single edge count	–	–	8	
			Both edge count	–	–	8	
		Frequency measurement mode V _{DD} = 1.8 to 2.7 V	Single edge count	–	–	4.2	
			Both edge count	–	–	4.2	

Not Recommended for New Design

17.8 Recommended Oscillating Conditions



Note 1: A quartz resonator can be used for high-frequency oscillation only when V_{DD} is 2.7 V or above. If V_{DD} is below 2.7 V, use a ceramic resonator.

Note 2: To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.

Note 3: For the resonators to be used with Toshiba microcontrollers, we recommend ceramic resonators manufactured by Murata Manufacturing Co., Ltd.

For details, please visit the website of Murata at the following URL:
<http://www.murata.com>

17.9 Handling Precaution

- The solderability test conditions for lead-free products (indicated by the suffix G in product name) are shown below.

1. When using the Sn-37Pb solder bath

Solder bath temperature = 230 °C

Dipping time = 5 seconds

Number of times = once

R-type flux used

2. When using the Sn-3.0Ag-0.5Cu solder bath

Solder bath temperature = 245 °C

Dipping time = 5 seconds

Number of times = once

R-type flux used

Note: The pass criterion of the above test is as follows:




Solderability rate until forming $\geq 95\%$

- When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

18. Package Dimension

P-LQFP44-1010-0.80B

Unit: mm



Not Recommended for New Design

Not Recommended
for New Design

This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/C (LSI).

Toshiba provides a variety of development tools and basic software to enable efficient software development.

These development tools have specifications that support advances in microcomputer hardware (LSI) and can be used extensively. Both the hardware and software are supported continuously with version updates.

The recent advances in CMOS LSI production technology have been phenomenal and microcomputer systems for LSI design are constantly being improved. The products described in this document may also be revised in the future. Be sure to check the latest specifications before using.

Toshiba is developing highly integrated, high-performance microcomputers using advanced MOS production technology and especially well proven CMOS technology.

We are prepared to meet the requests for custom packaging for a variety of application areas. We are confident that our products can satisfy your application needs now and in the future.

Not Recommended
for New Design

Not Recommended
for New Design