

## MB90598G/F598G/V595G

# F<sup>2</sup>MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller

The MB90595G series with FULL-CAN interface and FLASH ROM is especially designed for automotive and industrial applications. Its main features are two on board CAN Interfaces, which conform to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach.

The instruction set of F<sup>2</sup>MC-16LX CPU core inherits an AT architecture of the F<sup>2</sup>MC\* family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90595G series has peripheral resources of 8/10-bit A/D converters, UART (SCI), extended I/O serial interface, 8/16-bit PPG timer, I/O timer (input capture (ICU), output compare (OCU)) and stepping motor controller.

## **Features**

- Clock
  - Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz).
  - Minimum instruction execution time: 62.5 ns (operation at oscillation of 4 MHz, four times the oscillation clock, Vcc of 5.0 V)
- Instruction set to optimize controller applications
  Rich data types (bit, byte, word, long word)
  Rich addressing mode (23 types)
  Enhanced signed multiplication/division instruction and RETI instruction functions
  Enhanced precision calculation realized by the 32-bit accumu-
- Instruction set designed for high level language (C language) and multi-task operations
  Adoption of system stack pointer
  Enhanced pointer indirect instructions
  Barrel shift instructions
- Program patch function (for two address pointers)
- Enhanced execution speed: 4-byte instruction queue
- Enhanced interrupt function: 8 levels, 34 factors
- Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (El<sup>2</sup>OS): Up to 10 channels

■ Embedded ROM size and types Mask ROM: 128 Kbytes Flash ROM: 128 Kbytes

Embedded RAM size: 4 Kbytes (MB90595G: 6 Kbytes)

■ Flash ROM

Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector Erase can be performed on each block

■ Low-power consumption (stand-by) mode Sleep mode (mode in which CPU operating clock is stopped) Stop mode (mode in which oscillation is stopped)

Block protection with external programming voltage

CPU intermittent operation mode Hardware stand-by mode

■ Process: 0.5 µm CMOS technology

■ I/O port

General-purpose I/O ports: 78 ports Push-pull output and Schmitt trigger input. Programmable on each bit as I/O or signal for peripherals.

■ Timer

Watchdog timer: 1 channel 8/16-bit PPG timer: 8/16-bit × 6 channels

8/16-bit re-load timer: 8/16-bit × 6 channer

■ 16-bit I/O timer

16-bit Free-run timer: 1 channel Input capture: 4 channels Output compare: 4 channels

■ Extended I/O serial interface: 1 channel

■ UART0

With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized (with start/stop bit) transmission can be selectively used.

■ UART1 (SCI)

With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized serial transmission (I/O extended transmission) can be selectively used.

- Stepping motor controller (4 channels)
- External interrupt circuit (8 channels)
  Amodule for starting an extended intelligent I/O service (EI²OS)
  and generating an external interrupt which is triggered by an
  external input.
- Delayed interrupt generation module: Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter (8 channels)
   8/10-bit resolution can be selectively used.
   Starting by an external trigger input.
- FULL-CAN interface: 1 channel Conforming to Version 2.0 Part A and Part B Flexible message buffering (mailbox and FIFO buffering can be mixed)
- 18-bit Time-base counter
- External bus interface: Maximum address space 16 Mbytes

**Cypress Semiconductor Corporation**Document Number: 002-07700 Rev. \*B

198 Champion Court • San Jose, CA 95134-1709

Revised February 6, 2018

408-943-2600



## Contents

Pin Assignment       8         Pin Description       6         I/O Circuit Type       8         Handling Devices       11         Block Diagram       12         Memory Space       15         I/O Map       16	3
Pin Description 6 I/O Circuit Type 8 Handling Devices 11 Block Diagram 14 Memory Space 15	5
I/O Circuit Type	
Handling Devices11 Block Diagram14 Memory Space15	
Block Diagram14 Memory Space15	
Memory Space15	
Can Controller23	
List of Control Registers23	3
List of Message Buffers (ID Registers)24	ļ
List of Message Buffers (DLC Registers and	
Data Registers)	7
Interrupt Source, Interrupt Vector, and Interrupt	
Control Register29	)

Electrical Characteristics	31
Absolute Maximum Ratings	31
Recommended Conditions	
DC Characteristics	33
AC Characteristics	35
A/D Converter	42
A/D Converter Glossary	
Notes on Using A/D Converter	
Flash memory	
Example Characteristics	
Ordering Information	49
Package Dimensions	
Major Changes	



# 1. Product Lineup

Features		MB90598G	MB90F598G MB90V595				
Classifica	ation	Mask ROM product	Flash ROM product	Evaluation product			
ROM size		128 Kbytes	128 Kbytes Boot block Hard-wired reset vector	None			
RAM size	е	4 Kbytes	4 Kbytes	6 Kbytes			
Emulator	-specific power supply	_		None			
CPU fund	ctions	The number of instructions: 351 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine Interrupt processing time: 1.5 µs (at machine co	e clock frequency of 16 MHz) lock frequency of 16 MHz, minim	num value)			
UART0		Clock synchronized transmission (500 K/1 M/2 Mbps) Clock asynchronized transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave connection.					
UART1(S	SCI)	Clock synchronized transmission (62.5 K/125 K/250 K/500 K/1 Mbps) Clock asynchronized transmission (1202/2404/4808/9615/31250 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection					
Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel once only) Scan conversion mode (converts two or more successive channels and can program up to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)							
Number of channels: 6 (8/16-bit × 6 channels)  8/16-bit PPG timers (6 channels)  Number of channels: 6 (8/16-bit × 6 channels)  PPG operation of 8-bit or 16-bit  A pulse wave of given intervals and given duty ratios can be output.  Pulse interval: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ (fsys = system clock frequency)  128µs (fosc = 4MHz: oscillation clock frequency)							
16-bit Re	eload timer	Number of channels: 2 Operation clock frequency: fsys/2¹, fsys/2³, fsys/2⁵ (fsys = System clock frequency) Supports External Event Count function					
16-bit Output compares Number of channels: 4 Pin input factor: A match signal of compare register							
I/O tim- er	Input captures	Number of channels: 4 Rewriting a register value upon a pin input (rising, falling, or both edges)					



Features	MB90598G	MB90F598G	MB90V595G				
CAN Interface	Number of channels: 1 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering: Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting: MB90598G/F598G:TSEG2 ≥ RSJW						
Stepping motor controller (4 channels)	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel						
External interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" le	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.					
Serial IO	Clock synchronized transmission (31.25 K/62.5 K/125 K/500 K/1 Mbps at system clock frequency of 16 MHz) LSB first/MSB first						
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)						
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics, Inc.						
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by						
Process		CMOS					
Power supply voltage for operation*2	+5 V±10 %						
Package	QFP-100 PGA-256						


<sup>\*1:</sup> It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

<sup>\*2:</sup> Varies with conditions such as the operating frequency. (See "Electrical Characteristics.")



## 2. Pin Assignment





# 3. Pin Description

Pin no.	Pin name	Circuit type	Function			
82	X0	^	Oscillator pin			
83	X1	Α	Oscillator pin			
77	RST	В	Reset input			
52	HST	С	Hardware standby input			
0E to 00	P00 to P03	G	General purpose IO			
85 to 88	IN0 to IN3	G	Inputs for the Input Captures			
90 to 02	P04 to P07	G	General purpose IO			
89 to 92	OUT0 to OUT3	G	Outputs for the Output Compares.			
02 to 00	P10 to P15	Б	General purpose IO			
93 to 98	PPG0 to PPG5	D	Outputs for the Programmable Pulse Generators			
00	P16		General purpose IO			
99	TIN1	D	TIN input for the 16-bit Reload Timer 1			
400	P17		General purpose IO			
100	TOT1	D	TOT output for the 16-bit Reload Timer 1			
1 to 8	P20 to P27	G	General purpose IO			
9 to 10	P30 to P31	G	General purpose IO			
12 to 16	P32 to P36	G	General purpose IO			
17	P37	D	General purpose IO			
40	P40	G	General purpose IO			
18	SOT0	G	SOT output for UART 0			
40	P41		General purpose IO			
19	SCK0	G	SCK input/output for UART 0			
20	P42		General purpose IO			
20	SIN0	G	SIN input for UART 0			
04	P43	0	General purpose IO			
21	SIN1	G	SIN input for UART 1			
00	P44	0	General purpose IO			
22	SCK1	G	SCK input/output for UART 1			
04	P45	-	General purpose IO			
24	SOT1	G	SOT output for UART 1			
P46 General purpose IO		General purpose IO				
25	SOT2	SOT output for the Serial IO				
P47 General purpose IO		General purpose IO				
26	SCK2	G	SCK input/output for the Serial IO			




P50   SIN2   P51 to P54   P51 to P54   P51 to P54   P55 to P54   P65 to P54   P65 to P54   P65 to P54   P65 to P55   P65 to P55   P65 to P55   P65 to P67   P65	Pin no.	Pin name	Circuit type	Function	
SIN2   SIN Input for the Serial IO	00	P50	2	General purpose IO	
29 to 32	28	SIN2	U	SIN Input for the Serial IO	
NNT4 to INT7	001.00	P51 to P54	1	General purpose IO	
ADTG	29 to 32	INT4 to INT7	D	External interrupt input for INT4 to INT7	
ADTG	00	P55	1	General purpose IO	
ANO to AN3	33	ADTG	U	Input for the external trigger of the A/D Converter	
ANO to AN3	001 11	P60 to P63	_	General purpose IO	
AN4 to AN7	38 to 41	AN0 to AN3	E	Inputs for the A/D Converter	
AN4 to AN7	40.4- 40	P64 to P67	-	General purpose IO	
TIN0	43 to 46	AN4 to AN7	E	Inputs for the A/D Converter	
TIN0	47	P56	2	General purpose IO	
TOT 0	47	TIN0	U	TIN input for the 16-bit Reload Timer 0	
TOTO	40	P57	1	General purpose IO	
PWM1P0	48	ТОТ0	D	TOT output for the 16-bit Reload Timer 0	
PWM1M0		P70 to P73		General purpose IO	
PWM1P1	54 to 57	PWM1M0 PWM2P0	F	Output for Stepper Motor Controller channel 0	
59 to 62         PWM1M1 PWM2P1 PWM2P1 PWM2M1         F         Output for Stepper Motor Controller channel 1           64 to 67         P80 to P83 PWM1P2 PWM2P2 PWM2P2 PWM2P2 PWM2P2 PWM2M2         F         Output for Stepper Motor Controller channel 2           69 to 72         P84 to P87 PWM1M3 PWM2P3 PWM2P3 PWM2M3         General purpose IO           74         P90 TX         D           69 to 72         P91 P91           Output for Stepper Motor Controller channel 3           Ceneral purpose IO           TX output for CAN Interface           General purpose IO		P74 to P77		General purpose IO	
PWM1P2 PWM2P2 PWM2P2 PWM2P2 PWM2M2  P84 to P87  P84 to P87  PWM1P3 PWM1M3 PWM2P3 PWM2P3 PWM2M3  P90  TX  P90  TX  P91  P91  PWM1P2 PWM1M2  F  Output for Stepper Motor Controller channel 2  Output for Stepper Motor Controller channel 3  General purpose IO  TX output for CAN Interface  General purpose IO  TX output for CAN Interface  General purpose IO  TX output for CAN Interface  General purpose IO	59 to 62	PWM1M1 PWM2P1	F	Output for Stepper Motor Controller channel 1	
F Output for Stepper Motor Controller channel 2 PWM1M2 PWM2P2 PWM2M2  P84 to P87  PWM1P3 PWM1M3 PWM2P3 PWM2P3 PWM2M3  F Output for Stepper Motor Controller channel 3  Output for Stepper Motor Controller channel 3  General purpose IO  TX  F Output for Stepper Motor Controller channel 3  General purpose IO  TX output for CAN Interface  General purpose IO  TX output for CAN Interface  General purpose IO  General purpose IO  TX output for CAN Interface		P80 to P83		General purpose IO	
69 to 72         PWM1P3 PWM1M3 PWM2P3 PWM2M3         F         Output for Stepper Motor Controller channel 3           74         P90 TX         D         General purpose IO TX output for CAN Interface           75         P91 D         General purpose IO	64 to 67	PWM1M2 PWM2P2	F	Output for Stepper Motor Controller channel 2	
F Output for Stepper Motor Controller channel 3 PWM2P3 PWM2M3  P90 TX  P91 D  General purpose IO TX output for CAN Interface  General purpose IO  General purpose IO  TX output for CAN Interface  General purpose IO		P84 to P87		General purpose IO	
TX D TX output for CAN Interface  P91 General purpose IO  D TX output for CAN Interface	69 to 72	PWM1M3 PWM2P3	F		
TX TX output for CAN Interface  P91 General purpose IO  D	74	P90	Б	General purpose IO	
75 D	74	TX	U	TX output for CAN Interface	
RX input for CAN Interface	75	P91	r.	General purpose IO	
	75	RX	U	RX input for CAN Interface	



Pin no.	Pin name	Circuit type	Function	
76	P92	D	General purpose IO	
70	INT0		External interrupt input for INT0	
78 to 80	P93 to P95	D	General purpose IO	
76 10 60	INT1 to INT3	D	External interrupt input for INT1 to INT3	
58, 68	DVcc	_	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)	
53, 63, 73	DVss	_	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)	
34	AVcc	Power supply	Dedicated power supply pin for the A/D Converter	
37	AVss	Power supply	Dedicated ground pin for the A/D Converter	
35	AVRH	Power supply	Upper reference voltage input for the A/D Converter	
36	AVRL	Power supply	Lower reference voltage input for the A/D Converter	
49, 50	MD0 MD1	С	Operating mode selection input pins. These pins should be connected to Vcc or Vss.	
51	MD2	Н	Operating mode selection input pin. This pin should be connected to Vcc or Vss.	
27	С	_	External capacitor pin. A capacitor of $0.1\mu\text{F}$ should be connected to this pin and $V_{\text{SS}}.$	
23, 84	Vcc	Power supply	Power supply pins (5.0 V).	
11, 42, 81	Vss	Power supply	Ground pins (0.0 V).	

# 4. I/O Circuit Type





Circuit Type	Circuit	Remarks
D	V <sub>CC</sub> P-ch N-ch N-ch HYS	■ CMOS output ■ CMOS Hysteresis input
E	Vcc P-ch N-ch N-ch HYS	■ CMOS output ■ CMOS Hysteresis input ■ Analog input  (Contin

Document Number: 002-07700 Rev. \*B



Circuit Type	Circuit	Remarks
		■ CMOS high current output
F	P-ch High current N-ch HYS	■ CMOS Hysteresis input
	Vcc	■ CMOS output ■ CMOS Hysteresis input
G	P-ch N-ch  R HYS R T TTL	■ TTL input (MB90F598G, only in Flash mode)
Н	R HYS	■ Hysteresis input Pull-down Resistor: 50 kΩ approx. (except MB90F598G)



## 5. Handling Devices

## (1) Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


## (2) Treatment of Unused Pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k $\Omega$  resistance.

Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

#### (3) Using external clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.




#### (4) Power supply pins (Vcc/Vss)

In products with multiple  $V_{\infty}$  or  $V_{ss}$  pins, pins with the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to an external power and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating (See the figure below.)

Make sure to connect V<sub>∞</sub> and V<sub>ss</sub> pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pins near the device.





## (5) Pull-up/down resistors

The MB90595G Series does not support internal pull-up/down resistors. Use external components where needed.

#### (6) Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with ground area for stabilizing the operation is highly recommended.

## (7) Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

## (8) Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

## (9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.


#### (10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V).


## (11) Indeterminate outputs from ports 0 and 1 (MB90V595G only)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If RST pin is "H", the outputs become indeterminate.
- If RST pin is "L", the outputs become high-impedance. Pay attention to the port output timing shown as follows.







#### (12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

## (13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00<sub>H</sub>".

If the values of the corresponding bank register (DTB,ADB,USB,SSB) are set to other than "00<sub>H</sub>", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

## (14) Using REALOS


The use of El<sup>2</sup>OS is not possible with the REALOS real time operating system.

## (15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.



## 6. Block Diagram






## 7. Memory Space

The memory space of the MB90595G Series is shown below

Figure 1. Memory space map



Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access  $00C000_{
m H}$ , the contents of the ROM at FFC000<sub>H</sub> are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000<sub>H</sub> to FFFFFH looks, therefore, as if it were the image for  $004000_{
m H}$  to  $00FFFF_{
m H}$ . Thus, it is recommended that the ROM data table be stored in the area of FF4000<sub>H</sub> to FFFFF<sub>H</sub>.



# 8. I/O Map

Address	Register	Abbreviation	Access	Peripheral	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXXB
08н	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 Data Register	PDR9	R/W	Port 9	XXXXXXB
0Ан to 0Fн		Reserv	ed		•
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0в
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0в
17н	Port 7 Direction Register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0в
18н	Port 8 Direction Register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0в
19н	Port 9 Direction Register	DDR9	R/W	Port 9	000000
1Ан		Reserv	ed		
1Вн	Analog Input Enable Register	ADER	R/W	Port 6, A/D	11111111
1Сн to 1Fн		Reserv	ed		•
20н	Serial Mode Control Register 0	UMC0	R/W		0 0 0 0 0 1 0 0в
21н	Serial status Register 0	USR0	R/W	LIADTO	0 0 0 1 0 0 0 0в
22н	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W	UART0	XXXXXXXXB
23н	Rate and Data Register 0	URD0	R/W		0 0 0 0 0 0 0 X <sub>B</sub>
24н	Serial Mode Register 1	SMR1	R/W		0 0 0 0 0 0 0 0в
25н	Serial Control Register 1	SCR1	R/W		0 0 0 0 0 1 0 0в
26н	Serial Input/Output Data Register 1	SIDR1/SODR1	R/W	UART1	XXXXXXXXB
27н	Serial Status Register 1	SSR1	R/W		0 0 0 0 1 _ 0 Ов
28н	UART1 Prescaler Control Register	U1CDCR	R/W		01111в



Address	Register	Abbreviation	Access	Peripheral	Initial value
29н to 2Ан		Reserved			
2Вн	Serial IO Prescaler	SCDCR	R/W		01111в
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0000
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial IO	0 0 0 0 0 0 1 0в
2Ен	Serial Data Register	SDR	R/W		XXXXXXXX
2Fн	Edge Selector	SES	R/W		Ов
30н	External Interrupt Enable Register	ENIR	R/W		0 0 0 0 0 0 0
31н	External Interrupt Request Register	EIRR	R/W	External Interrupt	XXXXXXXX
32н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0
33н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0
34н	A/D Control Status Register 0	ADCS0	R/W		0 0 0 0 0 0 0
35н	A/D Control Status Register 1	ADCS1	R/W	A/D Converter	0 0 0 0 0 0 0
36н	A/D Data Register 0	ADCR0	R		XXXXXXXXB
37н	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 _ XXE
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	. 16-bit Programmable Pulse Generator 0/1	0_0001
39н	PPG1 Operation Mode Control Register	PPGC1	R/W		0_00001
ЗАн	PPG0, 1 Output Pin Control Register	PPG01	R/W		00000i
3Вн		Reserved			
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable	0_0001
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	Pulse	0_00001
3Ен	PPG2, 3 Output Pin Control Register	PPG23	R/W	Generator 2/3	000000
3Fн		Reserved		<u> </u>	
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Programmable	0_0001
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	Pulse	0_00001
42н	PPG4, 5 Output Pin Control Register	PPG45	R/W	Generator 4/5	000000
43н		Reserved			
44н	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable	0_0001
45н	PPG7 Operation Mode Control Register	PPGC7	R/W	Pulse	0_00001
46н	PPG6, 7 Output Pin Control Register	PPG67	R/W	Generator 6/7	000000
47н	-	Reserved		L	
48н	PPG8 Operation Mode Control Register	PPGC8	R/W	46 hit Droggers and I	0_0001
49н	PPG9 Operation Mode Control Register	PPGC9	R/W	16-bit Programmable Pulse	0_00001
4Ан	PPG8, 9 Output Pin Control Register	PPG89	R/W	Generator 8/9	000000
4Вн		Reserved		I	



Address	Register	Abbreviation	Access	Peripheral	Initial value
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit	0_0001в
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Programmable Pulse	0_00001в
4Ен	PPGA, B Output Pin Control Register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0B
4F <sub>H</sub>		Reserved	I		
50н	Timer Control Status Register 0	TMCSR0	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
51н	Timer Control Status Register 0	TMCSR0	R/W	16-bit	0000в
52н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W	Reload Timer 0	XXXXXXXXB
53н	Timer 0/Reload Register 0	TMR0/TMRLR0	R/W		XXXXXXXXB
54н	Timer Control Status Register 1	TMCSR1	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
55н	Timer Control Status Register 1	TMCSR1	R/W	16-bit	0000В
56н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W	Reload Timer 1	XXXXXXX
57н	Timer Register 1/Reload Register 1	TMR1/TMRLR1	R/W		XXXXXXX
58н	Output Compare Control Status Register 0	OCS0	R/W	Output	000000
59н	Output Compare Control Status Register 1	OCS1	R/W	Compare 0/1	00000 <sub>B</sub>
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 0 0 <sub>B</sub>
5Вн	Output Compare Control Status Register 3	OCS3	R/W		00000 <sub>B</sub>
5Сн	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 <sub>B</sub>
5Dн	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 <sub>B</sub>
5Ен	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 0в
<b>5</b> Fн		Reserved			
60н	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 0в
61н		Reserved	ı		
62н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 0 <sub>B</sub>
63н		Reserved	ı		
64н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 0в
65н		Reserved	ı		
66н	Timer Data Register (low-order)	TCDT	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
67н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 <sub>B</sub>
68н	Timer Control Status Register	TCCS	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
69н to 6Ен		Reserved	•		



Address	Register	Abbreviation	Access	Peripheral	Initial value
<b>6</b> Fн	ROM Mirror Function Selection Register	ROMM	R/W	ROM Mirror	1
70н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXX
71н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor	XXXXXXXX
72н	PWM1 Select Register 0	PWS10	R/W	Controller 0	000000
73н	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0
74н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXX
75н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor	XXXXXXXX
76н	PWM1 Select Register 1	PWS11	R/W	Controller 1	0000000
77н	PWM2 Select Register 1	PWS21	R/W		_0000000
78н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXX
79н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor	XXXXXXXX
7Ан	PWM1 Select Register 2	PWS12	R/W	Controller 2	000000
7Вн	PWM2 Select Register 2	PWS22	R/W		_0000000
7Сн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXX
7Dн	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor	XXXXXXXX
7Ен	PWM1 Select Register 3	PWS13	R/W	Controller 3	000000
7Fн	PWM2 Select Register 3	PWS23	R/W		_0000000
80н to 8Fн	CAN Controll	er. Refer to section	about CAN	Controller	
90н to 9Dн		Reserved			
9Ен	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	00000000
9Fн	Delayed Interrupt/Request Register	DIRR	R/W	Delayed Interrupt	0
А0н	Low-Power Mode Control Register	LPMCR	R/W	Low Power Controller	00011000
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	11111100
А2н to А7н		Reserved	•		
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>1</sub>
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	100100
AAн to ADн		Reserved			
AЕн	Flash Memory Control Status Register (MB90F598G only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 C
АҒн		Reserved			



Address	Register	Abbreviation	Access	Peripheral	Initial value
ВОн	Interrupt Control Register 00	ICR00	R/W		00000111в
В1н	Interrupt Control Register 01	ICR01	R/W	Into we set a controller	00000111в
В2н	Interrupt Control Register 02	ICR02	R/W	Interrupt controller	00000111в
В3н	Interrupt Control Register 03	ICR03	R/W		00000111в
В4н	Interrupt Control Register 04	ICR04	R/W		00000111в
В5н	Interrupt Control Register 05	ICR05	R/W		00000111В
В6н	Interrupt Control Register 06	ICR06	R/W		00000111В
В7н	Interrupt Control Register 07	ICR07	R/W		00000111в
В8н	Interrupt Control Register 08	ICR08	R/W		00000111в
В9н	Interrupt Control Register 09	ICR09	R/W	latamat sastallas	00000111в
ВАн	Interrupt Control Register 10	ICR10	R/W	Interrupt controller	00000111в
ВВн	Interrupt Control Register 11	ICR11	R/W		00000111в
ВСн	Interrupt Control Register 12	ICR12	R/W		00000111В
ВОн	Interrupt Control Register 13	ICR13	R/W		00000111В
ВЕн	Interrupt Control Register 14	ICR14	R/W	]	00000111В
ВГн	Interrupt Control Register 15	ICR15	R/W		00000111В
C0н to FFн		Resei	ved		
1900н	Reload Register L	PRLL0	R/W		XXXXXXXX
1901н	Reload Register H	PRLH0	R/W	16-bit Programmable Pulse	XXXXXXXX
1902н	Reload Register L	PRLL1	R/W	Generator 0/1	XXXXXXXX
1903н	Reload Register H	PRLH1	R/W		XXXXXXXXB
1904н	Reload Register L	PRLL2	R/W		XXXXXXXXB
1905н	Reload Register H	PRLH2	R/W	16-bit Programmable Pulse	XXXXXXXX
1906н	Reload Register L	PRLL3	R/W	Generator 2/3	XXXXXXXXB
1907н	Reload Register H	PRLH3	R/W		XXXXXXXX
1908н	Reload Register L	PRLL4	R/W		XXXXXXXXB
1909н	Reload Register H	PRLH4	R/W	16-bit Programmable	XXXXXXXX
190Ан	Reload Register L	PRLL5	R/W	Pulse Generator 4/5	XXXXXXXX
190Вн	Reload Register H	PRLH5	R/W		XXXXXXXX
190Сн	Reload Register L	PRLL6	R/W		XXXXXXXXB
190Dн	Reload Register H	PRLH6	R/W	16-bit Programmable	XXXXXXXXB
190Ен	Reload Register L	PRLL7	R/W	Pulse Generator 6/7	XXXXXXXXB
190Fн	Reload Register H	PRLH7	R/W		XXXXXXXX



Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload Register L	PRLL8	R/W		XXXXXXXX
1911н	Reload Register H	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXX
1912н	Reload Register L	PRLL9	R/W	Generator 8/9	XXXXXXXXB
1913н	Reload Register H	PRLH9	R/W		XXXXXXXX
1914н	Reload Register L	PRLLA	R/W	16-bit Programmable Pulse	XXXXXXX
1915⊦	Reload Register H	PRLHA	R/W	Generator A/B	XXXXXXX
1916н	Reload Register L	PRLLB	R/W	16-bit Programmable Pulse	XXXXXXX
1917н	Reload Register H	PRLHB	R/W	Generator A/B	XXXXXXX
1918н to 191Fн		Re	served		
1920н	Input Capture Register 0 (low-order)	IPCP0	R		XXXXXXX
1921н	Input Capture Register 0 (high-order)	IPCP0	R	land Oak an 0/4	XXXXXXX
1922н	Input Capture Register 1 (low-order)	IPCP1	R	Input Capture 0/1	XXXXXXX
1923н	Input Capture Register 1 (high-order)	IPCP1	R		XXXXXXXX
1924н	Input Capture Register 2 (low-order)	IPCP2	R		XXXXXXX
1925н	Input Capture Register 2 (high-order)	IPCP2	R	January Continue 2/2	XXXXXXX
1926н	Input Capture Register 3 (low-order)	IPCP3	R	Input Capture 2/3	XXXXXXX
1927н	Input Capture Register 3 (high-order)	IPCP3	R		XXXXXXX
1928н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXX
1929н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compare 0/4	XXXXXXX
192Ан	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXX
192Вн	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXX



Address	Register	Abbreviation	Access	Peripheral	Initial value		
192Сн	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXXX		
192Dн	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXXB		
192Ен	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXX		
192Fн	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX		
1930н to 19FFн		Re	served				
1A00н to 1AFFн	CAN	Controller. Refer to	section abou	ut CAN Controller			
1В00н to 1ВFFн	CAN Controller. Refer to section about CAN Controller						
1С00н to 1EFFн		Re	served				
1FF0н	Program Address Detection Register 0 (low-order)				XXXXXXXXB		
1FF1н	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXXB		
1FF2н	Program Address Detection Register 0 (high-order)			Address Match	XXXXXXXXB		
1FF3н	Program Address Detection Register 1 (low-order)			Detection Function	XXXXXXXXB		
1FF4н	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX		
1FF5н	Program Address Detection Register 1 (high-order)				XXXXXXXXB		
1FF6н to 1FFFн		Re	served				

■ Description for Read/Write

R/W : Readable/writable

R : Read only W : Write only

■ Description of initial value

0 : the initial value of this bit is "0".
1 : the initial value of this bit is "1".

X : the initial value of this bit is undefined.

\_ : this bit is unused. the initial value is undefined.

Note: : Addresses in the range of 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.



## 9. Can Controller

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - □ Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - □ 29-bit ID and 8-byte data
  - □ Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - □ Two acceptance mask registers in either standard frame format or extended frame format
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

## 9.1 List of Control Registers

Address	Register	Abbreviation	Access	Initial Value	
000080н	Message buffer valid register	BVALR	R/W	0000000 00000000	
000081н	Wessage buller valid register	BVALK	TX/ VV	0000000 0000000B	
000082н	Transmit request register	TREQR	R/W	00000000 00000000	
000083н		INLQN	TX/ VV	0000000 0000000B	
000084н	Transmit cancel register	TCANR	W	00000000 00000000	
000085н	— Transmit cancer register	ICANK	VV	000000000000000000000000000000000000000	
000086н	Transmit complete register	TCR	R/W	0000000 00000000	
000087н	Transmit complete register	TOR	R/VV	00000000 0000000B	
000088н	Receive complete register	RCR	R/W	0000000 00000000	
000089н	Receive complete register	ROR	R/VV	OUUUUUU UUUUUUB	
00008Ан	Domete request receiving register	RRTRR	R/W	0000000 00000000	
00008Вн	Remote request receiving register	KKIKK	FK/VV	3300000 0000000B	
00008Сн	Receive overrun register	ROVRR	R/W	0000000 00000000	
00008Dн	Receive overrun register	KOVKK	R/VV	2000000 0000000B	
00008Ен	Receive interrupt enable register	RIER	R/W	00000000 00000000	
00008Fн	Receive interrupt enable register	RIER	FK/VV	0000000 0000000B	
001В00н	Control atatus na sistem	CSR	5444.5	00000 00-1в	
001В01н	Control status register	CSK	R/W, R	UUUUU UU-1B	
001В02н	Last event indicator register	LEID	R/W	000 0000	
001В03н	Last event indicator register	LEIR	K/VV	000-0000в	
001В04н	Doccive/transmit array counter	DIFC	Б	0000000 0000000	
001В05н	Receive/transmit error counter	RTEC	R	00000000 00000000В	
001В06н	Dit timing a secietar	DTD	DAM	44444444444444	
001В07н	Bit timing register	BTR	R/W	-1111111 11111111в	



Address	Register	Abbreviation	Access	Initial Value	
001В08н	- IDE register	IDER	R/W	XXXXXXXX XXXXXXXX	
001В09н	TIDE register	IDLIX	IVV	AAAAAAAAAAAAAAAA	
001В0Ан	- Transmit RTR register	TRTRR	R/W	00000000 00000000	
001В0Вн	Transmit iviiviegistei	TIXTIXIX	IVV	00000000 00000000	
001В0Сн	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX	
001В0Он	- Remote frame receive waiting register	NEWIK	IN/VV	AAAAAAA AAAAAAAB	
001В0Ен	Transmit interrupt enable register	TIER	R/W	00000000 00000000	
001В0Гн	- Transmit interrupt enable register	HER	IN/VV	0000000 0000000B	
001В10н				XXXXXXXX XXXXXXXX	
001В11н	Acceptance mask select register	AMSR	R/W	AAAAAAA AAAAAAAB	
001В12н	Acceptance mask select register			XXXXXXX XXXXXXXX	
001В13н					
001В14н				XXXXXXXX XXXXXXXX	
001В15н	Acceptance mask register 0	AMR0	R/W	AAAAAAA AAAAAAAB	
001В16н	Acceptance mask register 0	AWKU	F/VV	XXXXX XXXXXXXXB	
001В17н				VVVV VVVVVVB	
001В18н				XXXXXXXX XXXXXXXXB	
001В19н	Acceptance mask register 1	AMR1	R/W		
001В1Ан	Acceptance mask register 1	AWRI	r/VV	XXXXX XXXXXXXXB	
001В1Вн	7			^^^^^- ^^^^^^	

# 9.2 List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
001A00н to 001A1Fн	General-purpose RAM		R/W	XXXXXXXB to XXXXXXXXB
001А20н				XXXXXXX XXXXXXXB
001А21н	ID register 0	IDR0	R/W	^^^^^^
001А22н	ID register 0	IDRU	IT/VV	XXXXX XXXXXXXX <sub>B</sub>
001А23н				**************************************
001А24н			DAM	XXXXXXX XXXXXXXB
001А25н	ID register 1	IDR1 R/W		^^^^^^
001А26н	ID register 1		IT/VV	XXXXX XXXXXXXX <sub>B</sub>
001А27н				**************************************
001А28н				XXXXXXX XXXXXXXB
001А29н	ID register 2	IDR2	R/W	^^^^^^^
001А2Ан		IDRZ	FX/ V V	XXXXX XXXXXXXX <sub>B</sub>
001А2Вн				^^^^^-



Address	Register	Abbreviation	Access	Initial Value
001А2Сн				XXXXXXX XXXXXXX
001А2Dн	ID register 3	IDR3	R/W	**************************************
001А2Ен	To register 5	IDIX5	IV/VV	XXXXX XXXXXXXXB
001А2Гн				7000X 7000000B
001А30н				XXXXXXX XXXXXXX
001А31н	ID register 4	IDR4	R/W	WOODOW WOODOWS
001А32н	ID register 4	IDIX4	TV/VV	XXXXX XXXXXXXX <sub>B</sub>
001А33н				XXXX XXXXXXXB
001А34н				XXXXXXX XXXXXXX
001А35н	ID register 5	IDR5	R/W	AAAAAAAA AAAAAAAA
001А36н	To register 5	IDI(0	1000	XXXXX XXXXXXXXB
001А37н				7000X 7000000B
001А38н				XXXXXXX XXXXXXX
001А39н	ID register 6	IDR6	R/W	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
001А3Ан	To register 0	IDKO	IN/VV	XXXXX XXXXXXXX
001А3Вн				
001А3Сн				XXXXXXX XXXXXXX
001А3Дн	ID register 7	IDR7	R/W	7777777 7777778
001А3Ен	Tegister /	IDK/	FV/VV	XXXXX XXXXXXXXB
001А3Гн				



Address	Register	Abbreviation	Access	Initial Value		
001А40н				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
001А41н	ID register 9	IDR8	R/W	XXXXXXX XXXXXXX <sub>B</sub>		
001А42н	ID register 8	IDRO	R/VV	XXXXX XXXXXXXXB		
001А43н				**************************************		
001А44н				XXXXXXX XXXXXXXX		
001А45н	ID register 9	IDR9	R/W	AAAAAAAA AAAAAAAAA		
001А46н	To register 9	i Dita	1000	XXXXX XXXXXXXX <sub>B</sub>		
001А47н				**************************************		
001А48н				XXXXXXX XXXXXXXX		
001А49н	ID register 10	IDR10	R/W	**************************************		
001А4Ан	Tib Tegister 10	IDNIO	IN/W	XXXXX XXXXXXXX <sub>B</sub>		
001А4Вн				**************************************		
001А4Сн				XXXXXXX XXXXXXXX		
001А4Dн	ID register 11	IDR11	R/W	7000000 70000000B		
001А4Ен	Tib Tegister 11	iDitti.		XXXXX XXXXXXXX <sub>B</sub>		
001А4Гн				XXXXX XXXXXXXB		
001А50н			R/W	XXXXXXX XXXXXXXX		
001А51н	ID register 12	IDR12				
001А52н	I D Togister 12			XXXXX XXXXXXXXB		
001А53н				70000 70000000		
001А54н				XXXXXXX XXXXXXX		
001А55н	ID register 13	IDR13	R/W	700000 7000000 B		
001А56н	I D register 10	IBICIO	1000	XXXXX XXXXXXXXB		
001А57н				/VVVV /VVVVVV		
001А58н				XXXXXXX XXXXXXXX		
001А59н	ID register 14	IDR14	R/W	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
001А5Ан	12.55,000	151314	1077	XXXXX XXXXXXXXB		
001А5Вн				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
001А5Сн				XXXXXXX XXXXXXXX		
001A5Dн	ID register 15	IDR15	R/W	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
001А5Ен	12.55,000.10	15.00	1077	XXXXX XXXXXXXXB		
001А5Гн				VVVV VVVVVV		



9.3 List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value		
001А60н	DI C register 0	DI CDO	DAM	VVVV		
001А61н	- DLC register 0	DLCR0	R/W	XXXX <sub>B</sub>		
001А62н	DLC register 1	DI CD4	DAM	VVVV		
001А63н	- DLC register 1	DLCR1	R/W	XXXX <sub>B</sub>		
001А64н	DLC register 2	DLCR2	R/W	XXXX <sub>B</sub>		
001А65н	DLC Tegisler 2	DLCKZ	FX/VV	VVVB		
001А66н	- DLC register 3	DLCR3	R/W	XXXX <sub>B</sub>		
001А67н	DEO register o	DEORO	1000	7000		
001А68н	- DLC register 4	DLCR4	R/W	XXXX <sub>B</sub>		
001А69н	DEG Tograter 4	BLOIN	1000	7000		
001А6Ан	DLC register 5	DLCR5	R/W	XXXX <sub>B</sub>		
001А6Вн	DEC regions o	BEOING		7000		
001А6Сн	- DLC register 6	DLCR6	R/W	XXXX <sub>B</sub>		
001А6Dн	DEC regions o	520110		7000		
001А6Ен	DLC register 7	DLCR7	R/W	XXXX <sub>B</sub>		
001А6Гн	DEC register r	52011		7000		
001А70н	- DLC register 8	DLCR8	R/W	XXXX		
001А71н						
001А72н	- DLC register 9	DLCR9	R/W	XXXX <sub>B</sub>		
001А73н						
001А74н	DLC register 10	DLCR10	R/W	XXXX <sub>B</sub>		
001А75н	<u> </u>					
001А76н	DLC register 11	DLCR11	R/W	XXXX <sub>B</sub>		
001А77н						
001А78н	DLC register 12	DLCR12	R/W	XXXX <sub>B</sub>		
001А79н				7000		
001А7Ан	DLC register 13	DLCR13	R/W	XXXX <sub>B</sub>		
001А7Вн						
001А7Сн	DLC register 14	DLCR14	R/W	XXXX <sub>B</sub>		
001A7Dн						
001А7Ен	DLC register 15	DLCR15	R/W	XXXX <sub>B</sub>		
001А7Гн						
001A80н to 001A87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXB to XXXXXXXXB		



Address	Register	Abbreviation	Access	Initial Value
001A88н to 001A8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXB to XXXXXXXXB
001A90н to 001A97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXB to XXXXXXXXB
001A98н to 001A9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXB to XXXXXXXXB
001AA0н to 001AA7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXB to XXXXXXXXB
001AA8н to 001AAFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXB to XXXXXXXXB
001AB0н to 001AB7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXB to XXXXXXXXB
001AB8н to 001ABFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXB to XXXXXXXXB
001AC0н to 001AC7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXB to XXXXXXXXB
001AC8н to 001ACFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXB to XXXXXXXXB
001AD0н to 001AD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXB to XXXXXXXXB
001AD8н to 001ADFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXB to XXXXXXXXB
001AE0н to 001AE7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXB to XXXXXXXXB
001AE8н to 001AEFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXB to XXXXXXXXB
001AF0н to 001AF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXB to XXXXXXXXB
001AF8н to 001AFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXB to XXXXXXXXB



## 10. Interrupt Source, Interrupt Vector, and Interrupt Control Register

Indo	El <sup>2</sup> OS	Interru	pt vector	Interrupt co	ntrol register
Interrupt source	clear	Number	Address	Number	Address
Reset	N/A	# 08	FFFFDCH		
INT9 instruction	N/A	# 09	FFFFD8 <sub>H</sub>		
Exception	N/A	# 10	FFFFD4 <sub>H</sub>		
CAN RX	N/A	# 11	FFFFD0 <sub>H</sub>	10000	000000
CAN TX/NS	N/A	# 12	FFFFCCH	ICR00	0000В0н
External Interrupt (INT0/INT1)	*1	# 13	FFFFC8 <sub>H</sub>	ICD04	0000004
Time Base Timer	N/A	# 14	FFFFC4 <sub>H</sub>	ICR01	0000В1н
16-bit Reload Timer 0	*1	# 15	FFFFC0 <sub>H</sub>	ICDOS	000000
8/10-bit A/D Converter	*1	# 16	FFFFBCH	ICR02	0000В2н
16-bit Free-run Timer	N/A	# 17	FFFFB8 <sub>H</sub>	ICR03	000000
External Interrupt (INT2/INT3)	*1	# 18	FFFFB4 <sub>H</sub>		0000ВЗн
Serial I/O	*1	# 19	FFFFB0н	ICD04	
External Interrupt (INT4/INT5)	*1	# 20	FFFFACH	ICR04	0000В4н
Input Capture 0	*1	# 21	FFFFA8 <sub>H</sub>	ICDOF	0000В5н
8/16-bit PPG 0/1	N/A	# 22	FFFFA4 <sub>H</sub>	- ICR05	
Output Compare 0	*1	# 23	FFFFA0 <sub>H</sub>	ICR06	0000В6н
8/16-bit PPG 2/3	N/A	# 24	FFFF9C <sub>H</sub>		
External Interrupt (INT6/INT7)	*1	# 25	FFFF98⊦	10007	0000В7н
Input Capture 1	*1	# 26	FFFF94 <sub>H</sub>	ICR07	
8/16-bit PPG 4/5	N/A	# 27	FFFF90 <sub>H</sub>	ICDOS	000000
Output Compare 1	*1	# 28	FFFF8C <sub>H</sub>	ICR08	0000В8н
8/16-bit PPG 6/7	N/A	# 29	FFFF88 <sub>H</sub>	ICDOO	000000
Input Capture 2	*1	# 30	FFFF84 <sub>H</sub>	ICR09	0000В9н
8/16-bit PPG 8/9	N/A	# 31	FFFF80 <sub>H</sub>	ICD10	000000
Output Compare 2	*1	# 32	FFFF7C <sub>H</sub>	ICR10	0000ВАн
Input Capture 3	*1	# 33	FFFF78⊦	ICR11	0000ВВн
8/16-bit PPG A/B	N/A	# 34	FFFF74 <sub>H</sub>	ICKTT	ООООВЬН
Output Compare 3	*1	# 35	FFFF70⊦	ICR12	000000
16-bit Reload Timer 1	*1	# 36	FFFF6C <sub>H</sub>	ICR12	0000ВСн
UART 0 RX	*2	# 37	FFFF68 <sub>H</sub>	ICD12	000000
UART 0 TX	*1	# 38	FFFF64 <sub>H</sub>	ICR13	0000ВDн
UART 1 RX	*2	# 39	FFFF60 <sub>H</sub>	ICD14	00000
UART 1 TX	*1	# 40	FFFF5C <sub>H</sub>	ICR14	0000ВЕн
Flash Memory	N/A	# 41	FFFF58⊦	ICD45	00000
Delayed interrupt	N/A	# 42	FFFF54 <sub>H</sub>	ICR15	0000ВFн

<sup>\*1:</sup> The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal.

N/A:The interrupt request flag is not cleared by the El<sup>2</sup>OS interrupt clear signal.

<sup>\*2:</sup> The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal. A stop request is available.



#### Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.



## 11. Electrical Characteristics

#### 11.1 Absolute Maximum Ratings

 $(V_{SS} = AV_{SS} = 0.0 \text{ V})$ 

Parameter	Cumbal	Rat	ting	Unit	Remarks		
Parameter	Symbol	Min	Min Max		Remarks		
	Vcc	Vss - 0.3	Vss + 6.0	V			
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc	*1	
Power supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH/L, AVRH ≥ AVRL	*1	
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc		
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V		*2	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V		*2	
Maximum Clamp Current	ICLAMP	-2.0	2.0	mA	*6		
Maximum Total Clamp Current	Σ ICLAMP	_	20	mA	*6		
"L" level Max. output current	lol1	_	15	mA	Normal output	*3	
"L" level Avg. output current	lolav1	_	4	mA	Normal output, average value	*4	
"L" level Max. output current	lol2	_	40	mA	High current output	*3	
"L" level Avg. output current	lolav2	_	30	mA	High current output, average value	*4	
"L" level Max. overall output current	∑lol1	_	100	mA	Total normal output		
"L" level Max. overall output current	∑lol2	_	330	mA	Total high current output		
"L" level Avg. overall output current	∑lolav1	_	50	mA	Total normal output, average value	*5	
"L" level Avg. overall output current	∑lolav2	_	250	mA	Total high current output, average value	*5	
"H" level Max. output current	Іон1	_	<del>-15</del>	mA	Normal output	*3	
"H" level Avg. output current	lohav1	_	-4	mA	Normal output, average value	*4	
"H" level Max. output current	Іон2	_	-40	mA	High current output	*3	
"H" level Avg. output current	lohav2	_	-30	mA	High current output, average value	*4	
"H" level Max. overall output current	∑Іон1	_	-100	mA	Total normal output		
"H" level Max. overall output current	∑loh2	_	-330	mA	Total high current output		
"H" level Avg. overall output current	∑ <b>I</b> ohav1	_	-50	mA	Total normal output, average value	*5	
"H" level Avg. overall output current	∑Iohav2	_	-250	mA	Total high current output, average value	*5	
Dower concumption	Pp	_	500	mW	MB90F598G		
Power consumption	PD	_	400	mW	MB90598G		
Operating temperature	TA	-40	+85	°C			
Storage temperature	Тѕтс	<b>-55</b>	+150	°C			

<sup>\*1:</sup> AVcc, AVRH, AVRL and DVcc shall not exceed Vcc. AVRH and AVRL shall not exceed AVcc. Also, AVRL shall never exceed AVRH.

#### \*6:

- Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95
- Use within recommended operating conditions.
- Use at DC voltage (current) .
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.

Document Number: 002-07700 Rev. \*B

<sup>\*2:</sup> V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.


<sup>\*3:</sup> The maximum output current is a peak value for a corresponding pin.

<sup>\*4:</sup> Average output current is an average current value observed for a 100 ms period for a corresponding pin.

<sup>\*5:</sup> Total average current is an average current value observed for a 100 ms period for all corresponding pins.



- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



Note: : Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



#### 11.2 Recommended Conditions

 $(V_{SS} = AV_{SS} = 0.0 \text{ V})$ 


(100 7100 0.0 1)									
Parameter	Symbol	Value			Unit	Remarks			
		Min	Тур	Max	Oilit	Remarks			
Power supply voltage	Vcc AVcc	4.5	5.0	5.5	V	Under normal operation			
		3.0	_	5.5	V	Maintains RAM data in stop mode			
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*			
Operating temperature	TA	-40	_	+85	°C				

<sup>\*:</sup> Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.



## 11.3 DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 \,^{\circ}C to +85 \,^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition		Value	Unit	Remarks	
Parameter	Symbol	Fill flaffie	Condition	Min	Тур	Max	Ollit	Remarks
Input H voltage	VIHS	CMOS hysteresis input pin		0.8 Vcc	_	Vcc +0.3	V	
	V <sub>IHM</sub>	MD input pin	1	Vcc - 0.3	_	Vcc +0.3	>	
Input L voltage	VILS	CMOS hysteresis input pin		Vss - 0.3	_	0.2 Vcc	V	
	VILM	MD input pin		Vss - 0.3	_	Vss +0.3	٧	
Output H	V <sub>OH1</sub>	Output pins except P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$	Vcc - 0.5	_	_	<b>V</b>	
voltage	V <sub>OH2</sub>	P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$	Vcc - 0.5	_	_	٧	
Output L	V <sub>OL1</sub>	Output pins except P70 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OL1} = 4.0 \text{ mA}$	_	_	0.4	V	
voltage	V <sub>OL2</sub>	P70 to P87	Vcc = 4.5 V, IoL2 = 30.0 mA	_	_	0.5	V	



Parameter	Cumbal	Dia	Condition		Value		5	
	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Input leak current	lıı		V <sub>CC</sub> = 5.5 V, V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	-5	_	5	μА	
Power supply current *	Icc		Vcc = 5.0 V±10%, Internal frequency:	_	35	60	mA	MB90598G
	ICC		16 MHz, At normal operating	_	40	60	mA	MB90F598G
	Iccs		Vcc = 5.0 V±10%, Internal frequency: 16 MHz, At sleep	_	11	18	mA	
	Істѕ	Vcc	Vcc = 5.0 V±1%, Internal frequency: 2 MHz, At timer mode	_	0.3	0.6	mA	
	Іссн		Vcc = 5.0 V±10%, At stop, T <sub>A</sub> = 25°C	_	_	20	μА	
	Lance		Vcc = 5.0 V±10%, At Hardware stand-	_	_	20	μА	MB90598G
	Іссн2		by mode, T <sub>A</sub> = 25°C	_	50	100	μА	MB90F598G



(Vcc = 5.0 V
$$\pm$$
10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter Sy	Symbol	Pin name	Condition		Value	Unit	Remarks	
	Symbol	Fill liallie	Condition	Min	Тур	Max	Oilit	Remarks
Input capacity	Cin	Other than C, AVcc, AVss, AVRH, AVRL, Vcc, Vss, DVcc, DVss, P70 to P87	_	_	5	15	pF	
		P70 to P87	_	_	15	30	pF	
Pull-up resistance	Rup	RST	_	25	50	100	k $\Omega$	
Pull-down resistance	Rdown	MD2	1	25	50	100	kΩ	

<sup>\*:</sup> The power supply current testing conditions are when using the external clock.


## 11.4 AC Characteristics


## 11.4.1 Clock Timing

$$(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 ^{\circ}C to +85 ^{\circ}C)$$

Parameter	Symbol	Pin name		Value		Unit	Remarks	
Parameter	Symbol	Pili lialile	Min	Тур	Max	Ullit		
Oscillation frequency	fc	X0, X1	3	_	5	MHz	When using oscillation circuit	
Oscillation cycle time	tcyL	X0, X1	200	_	333	ns	When using oscillation circuit	
External clock frequency	fc	X0, X1	3	_	16	MHz	When using external clock	
External clock cycle time	tcyL	X0, X1	62.5	_	333	ns	When using external clock	
Frequency deviation with PLL *	Δf	_	_	_	5	%		
Input clock pulse width	Pwh, PwL	X0	10	_	_	ns	Duty ratio is about 30 to 70%.	
Input clock rise and fall time	tcr, tcf	X0	_	_	5	ns	When using external clock	
Machine clock frequency	fcp	_	1.5	_	16	MHz		
Machine clock cycle time	<b>t</b> CP	_	62.5	_	666	ns		
Flash Read cycle time	tcyL	_	_	2*tcp	_	ns	When Flash is accessed via CPU	


<sup>\*:</sup> Frequency deviation indicates the maximum frequency difference from the target frequency when using a multiplied clock.









## ■ Example of Oscillation circuit










AC characteristics are set to the measured reference voltage values below.






## 11.4.2 Reset and Hardware Standby Input

Parameter	Symbol	Pin name	Value		Unit	Remarks	
raiailletei	Symbol	riii iiaiiie	Min	Max	5	itellial k5	
			16 tcp*1		ns	Under normal operation	
Reset input time	<b>t</b> RSTL	RST	Oscillation time of oscillator*2 + 16 tcp*1	1	ms	In stop mode	
			16 t <sub>CP</sub> *1	_	ns	Under normal operation	
Hardware standby input time	<b>t</b> HSTL	HST	Oscillation time of oscillator*2 + 16 tcp*1		ms	In stop mode	

- \*1: "t<sub>cp</sub>" represents one cycle time of the machine clock.

  No reset can fully initialize the Flash Memory if it is performing the automatic algorithm.
- \*2: Oscillation time of oscillator is time that the amplitude reached the 90%.

  In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.





#### 11.4.3 Power On Reset


$(Vcc = 5.0 V \pm 10\%)$	, $Vss = AVss = 0.0$	$V, T_A = -40$	$^{\circ}$ C to +85 $^{\circ}$	C)
--------------------------	----------------------	----------------	--------------------------------	----

Parameter	Symbol	Pin name	Condition	Value		Value		Value		Unit	Remarks
raiailletei	Syllibol	Filitialile	Condition	Min	Max	Oilit	Kemarks				
Power on rise time	t⊓	Vcc		0.05	30	ms	*				
Power off time	<b>t</b> off	Vcc	_	50	_	ms	Due to repetitive operation				

<sup>\*:</sup> Vcc must be kept lower than 0.2 V before power-on.

#### Notes:

- The above values are used for creating a power-on reset.
- Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn on the power supply using the above values.



## 11.4.4 UARTO/1, Serial I/O Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 \, ^{\circ}C to +85 \, ^{\circ}C)$ 


Parameter	Parameter Symbol Pin name Condition		Value		Unit	Remarks	
Faiailletei			Condition	Min	Max	Onit	Remarks
Serial clock cycle time	<b>t</b> scyc	SCK0 to SCK2		8 tcp	_	ns	
$SCK \downarrow \ \Rightarrow SOT$ delay time	<b>t</b> sLOV	SCK0 to SCK2, SOT0 to SOT2	Internal clock operation	-80	80	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	output pins are C∟ = 80 pF + 1 TTL.	100	_	ns	
SCK ↑ ⇒ Valid SIN hold time	<b>t</b> shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	




Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
raiailletei	Syllibol	Fill liallie	Condition	Min	Max	Oilit	Remarks
Serial clock "H" pulse width	<b>t</b> sHSL	SCK0 to SCK2		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0 to SCK2		4 tcp	_	ns	
$SCK \downarrow \ \Rightarrow SOT$ delay time	<b>t</b> sLOV	SCK0 to SCK2, SOT0 to SOT2	External clock operation output pins are C <sub>L</sub> = 80	_	150	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK2, SIN0 to SIN2	pF + 1 TTL.	60	_	ns	
SCK ↑ ⇒ Valid SIN hold time	<b>t</b> shix	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

#### Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is load capacity value of pins when testing.
- tcp (external operation clock cycle time) : see Clock timing.








## (5) Timer Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 \, ^{\circ}C to +85 \, ^{\circ}C)$ 

Parameter	Symbol			lue	Unit	Remarks		
raiailletei	Symbol	Fili lialile	Condition	Min	Max	Onne	iveillat K5	
Input pulse width	<b>t</b> тıwн	TIN0, TIN1		4 tcp	_	ns		
input puise width	<b>t</b> TIWL	IN0 to IN3	_	<b>4 (</b> CP		115		




## 11.4.5 Trigger Input Timing

(Vcc = 5.0 V $\pm$ 10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Val	lue	Unit	Remarks
Farameter	Syllibol	Min Max		Offic	iveillative		
Input pulse width	<b>t</b> TRGH	INT0 to INT7,	_	5 tcp	-	ns	Under normal operation
iliput puise widti	<b>t</b> TRGL	ADTG	_	1	_	μs	In stop mode






### 11.4.6 Slew Rate High Current Outputs (MB90598G, MB90F598G only)

 $(V_{CC} = 5.0 \text{ V} \pm 10 \text{ %, Vss} = \text{AVss} = 0.0 \text{ V, T}_{A} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$ 

Parameter	Symbol Pin name		Condition		Value	Unit	Remarks	
Parameter				Min	Тур	Max	Oilit	Remains
Output Rise/Fall time	tr2 tF2	Port P70 to P77, Port P80 to P87	_	15	40	150	ns	



## 11.5 A/D Converter

(Vcc = AVcc = 5.0 V±10%, Vss = AVss = 0.0 V,3.0 V  $\leq$  AVRH - AVRL, TA = -40  $^{\circ}$ C to +85  $^{\circ}$ C)

Parameter	Sym-	Pin name		Value		Unit	Remarks	
Parameter	bol	Pili lialile	Min	Тур	Max	Ullit	Remarks	
Resolution	_	_	_		10	bit		
Conversion error	_	_	_	_	±5.0	LSB		
Nonlinearity error	_	_	_	_	±2.5	LSB		
Differential linearity error	_	_	_	_	±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVRL — 3.5 LSB	AVRL + 0.5 LSB	AVRL + 4.5 LSB	V		
Full scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVRH — 6.5 LSB	AVRH — 1.5 LSB	AVRH + 1.5 LSB	V		
Conversion time	_	_	_	352tcp	_	ns		
Sampling time	_	_	_	64tcp	_	ns		
Analog port input current	lain	AN0 to AN7	-10	_	10	μА		
Analog input voltage range	Vain	AN0 to AN7	AVRL	_	AVRH	V		



Parameter	Sym-	Pin name		Value		Unit	Remarks	
Parameter	bol	Pili lialile	Min	Тур	Max	Ollit	Remarks	
Poforonoo voltago rango	_	AVRH	AVRL + 3.0	_	AVcc	V		
Reference voltage range	_	AVRL	0	_	AVRH - 3.0	V		
Power supply current	la	AVcc	_	5	_	mA		
Fower supply current	Іан	AVcc	_	_	5	μΑ	*	
	lR	AVRH	_	400	600	μА	MB90V595G, MB90F598G	
Reference voltage current			_	140	600	μΑ	MB90598G	
	lкн	AVRH	_		5	μΑ	*	
Offset between input channels	_	AN0 to AN7	_	_	4	LSB		

<sup>\*:</sup> When not operating A/D converter, this is the current (Vcc = AVcc = AVRH = 5.0 V) when the CPU is stopped.




## 11.6 A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)




## (Continued)



#### 11.7 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 k $\Omega$  or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.
   When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @machine clock of 16 MHz).



#### ■ Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.



## 11.8 Flash memory


## ■ Erase and programming performance

Parameter	Condition		Value			Remarks			
Parameter	Condition	Min	Тур	Max	Unit	Remarks			
Sector erase time		_	1	15	s	MB90F598G	Excludes 00H programming prior erasure		
Chip erase time	$T_A = +25$ °C, $V_{CC} = 5.0 \text{ V}$	_	5	_	s	MB90F598G	Excludes 00H programming prior		
Word (16-bit) programming time		_	16	3600	μs	MB90F598G	Excludes system-level overhead		
Erase/Program cycle	_	10000	_	_	cycle				




## 12. Example Characteristics


■ H" Level Output Voltage





■ L" Level Input Voltage



■ H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)














## **Supply Current**














## 13. Ordering Information

Part number	Package	Remarks
MB90598GPF MB90F598GPF	100-pin Plastic QFP (PQH100)	
MB90V595GCR	256-pin Ceramic PGA	For evaluation



## 14. Package Dimensions

Package Type	Package Code
QFP 100	PQH100





## 15. Major Changes

Spansion Publication Number: DS07-13705-7E

Section	Change Results
_	Deleted the old products, MB90598, MB90F598, and MB90V595.
_	Changed the series name; MB90595/595G series ? MB90595G series
_	Changed the following erroneous name. I/O timer → 16-bit Free-run Timer
PRODUCT LINEUP	One of Standby mode name is changed. Clock mode → Watch mode
I/O CIRCUIT TYPE	Changed Pull-down resistor value of circuit type H.
ELECTRICAL CHARACTERISTICS AC Characteristics	Add the "External clock input" and "Flash Read cycle time" in (1) Clock Timing
	Figure in (2) Reset and Hardware Standby Input RST/HST input level of "In Stop Mode" is changed. 0.6 Vcc 0.2 Vcc
ELECTRICAL CHARACTERISTICS 5. A/D Converter	Changed the items of "Zero transition voltage" and "Full scale transition voltage".

NOTE: Please see "Document History" about later revised information.

# **Document History**

Document Title: MB90598G/F598G/V595G F <sup>2</sup> MC-16LX MB90595G Series CMOS 16-bit Proprietary Microcontroller Document Number: 002-07700					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	_	AKIH	09/26/2008	Migrated to Cypress and assigned document number 002-07700. No change to document contents or format.	
*A	5537128	AKIH	11/30/2016	Updated to Cypress template	
*B	6059031	TORS	02/06/2018	Adapted new Cypress logo Updated following package code FPT-100P-M06 → PQH100	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## **Products**

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

## PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products. Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document, any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, unclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07700 Rev. \*B Revised February 6, 2018 Page 52 of 52