

February 1994 Revised March 2001

74LCX652

Low Voltage Transceiver/Register with 5V Tolerant Inputs and Outputs

General Description

The LCX652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

The LCX652 is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment.

The LCX652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V 3.6V V_{CC} specifications provided
- \blacksquare 7.0 ns t_{PD} max (V_{CC} = 3.3V), 10 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

	Order Number Package Number		Package Description
	74LCX652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
	74LCX652MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
ı	74LCX652MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Connection Diagram




Pin Descriptions

Pin Names	Description
A ₀ -A ₇ , B ₀ -B ₇	A and B Inputs/3-STATE Outputs
	Clock Inputs
SAB, SBA	Select Inputs
OEAB, OEBA	Output Enable Inputs

Logic Symbols





Truth Table

(Note 2)

		Inpu	its			Inputs	/Outputs	Operating Mode
OEAB	OEBA	СРАВ	СРВА	SAB	SBA	A ₀ thru A ₇	B ₀ thru B ₇	1
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\	~	Х	Х			Store A and B Data
Χ	Н	~	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	Н	~	~	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	~	Х	Х	Not Specified	Input	Hold A, Store B
L	L	~	~	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х	1		Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
								Stored B Data to A Bus

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Note 2: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

^{∠ =} LOW-to-HIGH Clock Transition


Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) controls can multiplex stored and real-time.

The examples below demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceiver and receiver.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and $\overline{\text{OEBA}}.$ In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



Logic Diagram OEBA · OEAB CPBA SBA CPAB SAB 1 OF 8 CHANNELS B0-7 TO 7 OTHER CHANNELS Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 3) Symbol Parameter Value Conditions Units ٧ Supply Voltage -0.5 to +7.0 V_{CC} ٧ -0.5 to +7.0 DC Input Voltage V_{I} DC Output Voltage Output in 3-STATE Vo -0.5 to +7.0 ٧ -0.5 to $V_{CC} + 0.5$ Output in HIGH or LOW State (Note 4) DC Input Diode Current -50 V_I < GND mΑ I_{IK} V_O < GND DC Output Diode Current -50 I_{OK} mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 lο mΑ I_{CC} DC Supply Current per Supply Pin ±100 mΑ DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 °C T_{STG}

Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I_O Absolute Maximum Rating must be observed.

Note 5: Unused inputs or I/Os must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
-		Conditions	(V)	Min	Max	Ollits
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		8.0	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		V
		I _{OH} = -12 mA	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	V
		I _{OL} = 12 mA	2.7		0.4	
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{OZ}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μА
		$V_I = V_{IH}$ or V_{IL}	2.3 – 3.0		±3.0	μΑ
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		10	μА

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
Cymbol	T didilicitor	Conditions	(V)	Min	Max	Oille
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	μА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 6)	2.3 – 3.6		±10	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 6: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

$T_A = -40$ °C to +85°C; $R_L = 500\Omega$								
Cumbal	l Parameter	V _{CC} = 3.	3V ± 0.3V	$V_{CC} = 2.7V$		$V_{CC}=2.5V\pm0.2V$		┦
Symbol		C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150						MHz
t _{PHL}	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	ns
t _{PLH}	Bus to Bus	1.5	7.0	1.5	8.0	1.5	8.4	115
t _{PHL}	Propagation Delay	1.5	8.5	1.5	9.5	1.5	10.5	
t _{PLH}	Clock to Bus	1.5	8.5	1.5	9.5	1.5	10.5	ns
t _{PHL}	Propagation Delay	1.5	8.5	1.5	9.5	1.5	10.5	
t _{PLH}	Select to Bus	1.5	8.5	1.5	9.5	1.5	10.5	ns
t _{PZL}	Output Enable Time	1.5	8.5	1.5	9.5	1.5	10.5	no
t _{PZH}		1.5	8.5	1.5	9.5	1.5	10.5	ns
t _{PLZ}	Output Disable Time	1.5	8.5	1.5	9.5	1.5	10.5	
t _{PHZ}		1.5	8.5	1.5	9.5	1.5	10.5	ns
t _S	Setup Time	2.5		2.5		4.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.3		3.3		4.0		ns
toshl	Output to Output Skew (Note 7)		1.0					
toslh			1.0					ns

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = 25^{\circ}C$	Units
Oyillboi	i didiliciei	Conditions	(V)	Typical	Oilles
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	٧

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	25	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f = 1 MHz, $t_r = t_f = 3 \text{ns}$)

Symbol	V _{cc}						
Symbol	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V				
V _{mi}	1.5V	1.5V	V _{CC} /2				
V_{mo}	1.5V	1.5V	V _{CC} /2				
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V				
V_{y}	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V				







24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.