# 16-BIT, 1.25 MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE 

## FEATURES

- Pseudo-Bipolar, Fully Differential Input, $-\mathrm{V}_{\text {REF }}$ to $V_{\text {REF }}$
- 16-Bit NMC at 1.25 MSPS
- $\pm 2$ LSB INL Max, -1/+1.25 LSB DNL
- 90 dB SNR, -95 dB THD at 100 kHz Input
- Zero Latency
- Internal 4.096 V Reference
- High-Speed Parallel Interface
- Single 5 V Analog Supply
- Wide I/O Supply: 2.7 V to 5.25 V
- Low Power: 155 mW at 1.25 MHz Typ
- Pin Compatible With ADS8412/8402
- 48-Pin TQFP Package


## APPLICATIONS

- DWDM
- Instrumentation
- High-Speed, High-Resolution, Zero Latency Data Acquisition Systems
- Transducer Interface
- Medical Instruments
- Communications


## DESCRIPTION

The ADS8406 is a 16 -bit, 1.25 MHz A/D converter with an internal 4.096-V reference. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8406 offers a full 16-bit interface and an 8-bit option where data is read using two 8-bit read cycles.
The ADS8406 has a pseudo-bipolar, fully differential input. It is available in a 48-lead TQFP package and is characterized over the industrial $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ temperature range.

High Speed SAR Converter Family

| Type/Speed | $\mathbf{5 0 0} \mathbf{~ k H z}$ | $\mathbf{5 8 0} \mathbf{~ k H z}$ | $\mathbf{7 5 0} \mathbf{~ M H z}$ | $\mathbf{1 . 2 5} \mathbf{~ M H z}$ | $\mathbf{2 ~ M H z}$ | $\mathbf{3} \mathbf{~ M H z}$ | $\mathbf{4} \mathbf{~ M H z}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 18 Bit Pseudo-Diff | ADS8383 | ADS8381 |  |  |  |  |  |
| 16 Bit Pseudo-Diff |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| 16 Bit Pseudo Bipolar, <br> Fully Differential |  |  |  | ADS8401 | ADS8411 |  |  |
| 14 Bit Pseudo-Diff |  |  |  | ADS8402 | ADS8412 |  |  |
| 12 Bit Pseudo-Diff |  |  |  | ADS8406 |  |  |  |



ORDERING INFORMATION ${ }^{(1)}$

| MODEL | MAXIMUM INTEGRAL LINEARITY (LSB) | MAXIMUM DIFFERENTIAL LINEARITY (LSB) | NO MISSING CODES RESOLUTION (BIT) | PACKAGE TYPE | PACKAGE DESIGNATOR | TEMPERATURE RANGE | ORDERING INFORMATION | $\begin{aligned} & \text { TRANSPORT } \\ & \text { MEDIA } \\ & \text { QUANTITY } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8406I | -4 to +4 | -2 to +2 | 15 | $\begin{aligned} & 48 \text { Pin } \\ & \text { TQFP } \end{aligned}$ | PFB | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | ADS8406IPFBT | $\begin{aligned} & \text { Tape and reel } \\ & 250 \end{aligned}$ |
|  |  |  |  |  |  |  | ADS8406IPFBR | Tape and reel 1000 |
| ADS8406IB | -2 to +2 | -1 to +1.25 | 16 | $\begin{aligned} & 48 \text { Pin } \\ & \text { TQFP } \end{aligned}$ | PFB | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | ADS8406IBPFBT | Tape and reel $250$ |
|  |  |  |  |  |  |  | ADS8406IBPFBR | Tape and reel $1000$ |

(1) For the most current specifications and package information, refer to our website at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted ${ }^{(1)}$

| UNIT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Voltage |  | +IN to AGND |  | -0.4 V to + VA +0.1 V |
|  |  | -IN to AGND |  | -0.4 V to + VA +0.1 V |
|  | Voltage range | +VA to AGND |  | -0.3 V to 7 V |
|  |  | +VBD to BDGND |  | -0.3 V to 7 V |
|  |  | +VA to +VBD |  | -0.3 V to 2.55 V |
|  | Digital input voltage to BDGND |  |  | -0.3 V to +VBD +0.3 V |
|  | Digital output voltage to BDGND |  |  | -0.3 V to +VBD +0.3 V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature range |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
|  | Junction temperature ( $\mathrm{T}_{\mathrm{J}} \mathrm{max}$ ) |  |  | $150^{\circ} \mathrm{C}$ |
|  | TQFP package | Power dissipation |  | $\left(\mathrm{T}_{\mathrm{J}}\right.$ Max $-\mathrm{T}_{\mathrm{A}}$ )/ $\theta_{\text {JA }}$ |
|  |  | $\theta_{\mathrm{JA}}$ thermal impedance |  | $86^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Lead temperature, soldering |  | Vapor phase (60 sec) | $215^{\circ} \mathrm{C}$ |
|  |  |  | Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ADS8406
INSTRUMENTS
www.ti.com

## SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=3 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=4.096 \mathrm{~V}$, $\mathrm{f}_{\text {SAMPLE }}=1.25 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |  |  |  |
| Full-scale input voltage ${ }^{(1)}$ |  |  | $+\mathrm{IN}-(-\mathrm{IN})$ | $-\mathrm{V}_{\text {ref }}$ |  | $\mathrm{V}_{\text {ref }}$ | V |
| Absolute input voltage |  |  | +IN | -0.2 |  | $\mathrm{V}_{\text {ref }}+0.2$ | V |
|  |  |  | -IN | -0.2 |  | $\mathrm{V}_{\text {ref }}+0.2$ |  |
| Input capacitance |  |  |  | 25 |  |  | pF |
| Input leakage current |  |  |  | 0.5 |  |  | nA |
| SYSTEM PERFORMANCE |  |  |  |  |  |  |  |
| Resolution |  |  |  | 16 |  |  | Bits |
| No missing codes |  | ADS8406I |  | 15 |  |  | Bits |
|  |  | ADS8406IB |  | 16 |  |  |  |
| INL | Integral linearity (2) (3) | ADS8406I |  | -4 | $\pm 2$ | 4 | LSB |
|  |  | ADS8406IB |  | -2 | $\pm 1$ | 2 |  |
| DNL | Differential linearity | ADS8406I |  | -2 | $\pm 1$ | 2 | LSB |
|  |  | ADS8406IB |  | -1 | $\pm 0.5$ | 1.25 |  |
| $\mathrm{E}_{0}$ | Offset error ${ }^{(4)}$ | ADS8406I |  | -2.5 | $\pm 1$ | 2.5 | mV |
|  |  | ADS8406IB |  | -1.5 | $\pm 0.5$ | 1.5 | mV |
| $\mathrm{E}_{\mathrm{G}}$ | Gain error ${ }^{(4)(5)}$ | ADS8406I |  | -0.12 |  | 0.12 | \%FS |
|  |  | ADS8406IB |  | -0.098 |  | 0.098 |  |
| CMRR Common mode rejection ratio |  |  | At dc (0.2 V around $\mathrm{V}_{\text {ref }} / 2$ ) | 80 |  |  | dB |
|  |  |  | $+\mathrm{IN}-(-\mathrm{IN})=1 \mathrm{~V}_{\mathrm{pp}}$ at 1 MHz | 80 |  |  |  |
| PSRR | DC Power supply rejection ratio |  | At 7FFFh output code, +VA $=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=$ $4.096 \mathrm{~V}{ }^{(4)}$ | 2 |  |  | LSB |
| SAMPLING DYNAMICS |  |  |  |  |  |  |  |
| Conversion time |  |  |  | 500 |  | 650 | ns |
| Acquisition time |  |  |  | 150 |  |  | ns |
| Throughput rate |  |  |  |  |  | 1.25 | MHz |
| Aperture delay |  |  |  | 2 |  |  | ns |
| Aperture jitter |  |  |  | 25 |  |  | ps |
| Step response |  |  |  | 100 |  |  | ns |
| Overvoltage recovery |  |  |  | 100 |  |  | ns |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| THD Total harmonic distortion (6) |  |  | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}_{\mathrm{pp}}$ at 100 kHz | -95 |  |  | dB |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}_{\mathrm{pp}}$ at 500 kHz | -90 |  |  |  |
| SNR | Signal-to-noise ratio |  | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}_{\mathrm{pp}}$ at 100 kHz | 90 |  |  | dB |
| SINAD | Signal-to-noise + distortion |  | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}_{\mathrm{pp}}$ at 100 kHz | 88 |  |  | dB |
| SFDR Spurious free dynamic range |  |  | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}_{\mathrm{pp}}$ at 100 kHz | 95 |  |  | dB |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=8 \mathrm{~V}_{\mathrm{pp}}$ at 500 kHz | 93 |  |  |  |
| -3dB Small signal bandwidth |  |  |  | 5 |  |  | MHz |
| EXTERNAL VOLTAGE REFERENCE INPUT |  |  |  |  |  |  |  |
| Reference voltage at REFIN, $\mathrm{V}_{\text {ref }}$ |  |  |  | 2.5 | 4.096 | 4.2 | V |
| Reference resistance ${ }^{(7)}$ |  |  |  | 500 |  |  | $k \Omega$ |

[^0]
## SPECIFICATIONS (continued)

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=3 \mathrm{~V}$ or $5 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=4.096 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=1.25 \mathrm{MHz}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL REFERENCE OUTPUT |  |  |  |  |  |
| Internal reference start-up time | From $95 \%$ (+VA) with $1-\mu \mathrm{F}$ storage capacitor |  |  | 120 | ms |
| $\mathrm{V}_{\text {ref }} \quad$ Reference voltage | IOUT = 0 | 4.065 | 4.096 | 4.13 | V |
| Source current | Static load |  |  | 10 | $\mu \mathrm{A}$ |
| Line regulation | $+\mathrm{VA}=4.75$ to 5.25 V |  | 0.6 |  | mV |
| Drift | IOUT $=0$ |  | 36 |  | PPM $/{ }^{\circ} \mathrm{C}$ |

DIGITAL INPUT/OUTPUT

| Logic family - CMOS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  | $\mathrm{I}_{\mathrm{H}}=5 \mu \mathrm{~A}$ | +VBD - 1 |  | +VBD + 0.3 | V |
|  | Low level input voltage |  | $\mathrm{I}_{\mathrm{LL}}=5 \mu \mathrm{~A}$ | -0.3 |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage |  | $\mathrm{IOH}=2$ TTL loads | +VBD - 0.6 |  | +VBD |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage |  | $\mathrm{I}_{\mathrm{OL}}=2$ TTL loads | 0 |  | 0.4 |  |
|  | Data format - 2's complement |  |  |  |  |  |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
| Power supply voltage |  | +VBD |  | 2.7 | 3 | 5.25 | V |
|  |  | +VA |  | 4.75 | 5 | 5.25 | V |
| Supply current, +VA ${ }^{(8)}$ |  |  | $\mathrm{f}_{\mathrm{s}}=1.25 \mathrm{MHz}$ |  | 31 | 34 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation ${ }^{(8)}$ |  | $\mathrm{f}_{\mathrm{s}}=1.25 \mathrm{MHz}$ |  | 155 | 170 | mW |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
|  | Operating free-air temperature |  |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

(8) This includes only +VA current. +VBD current is typically 1 mA with $5-\mathrm{pF}$ load capacitance on output pins.

ADS8406
INSTRUMENTS
www.ti.com

## TIMING CHARACTERISTICS

All specifications typical at $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=+\mathrm{VBD}=5 \mathrm{~V}{ }^{(1)(2)(3)}$

|  | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CONV }}$ | Conversion time | 500 |  | 650 | ns |
| $\mathrm{t}_{\mathrm{ACQ}}$ | Acquisition time | 150 |  |  | ns |
| $\mathrm{t}_{\text {pd1 }}$ | CONVST low to BUSY high |  | 40 |  | ns |
| $\mathrm{t}_{\text {pd2 }}$ | Propagation delay time, end of conversion to BUSY low |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{w} 1}$ | Pulse duration, CONVST low | 20 |  |  | ns |
| $\mathrm{t}_{\text {su1 }}$ | Setup time, $\overline{\mathrm{CS}}$ low to CONVST low | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 2}$ | Pulse duration, CONVST high | 20 |  |  | ns |
|  | CONVST falling edge jitter |  |  | 10 | ps |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, BUSY signal low | $\operatorname{Min}\left(\mathrm{t}_{\text {ACQ }}\right)$ |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 4}$ | Pulse duration, BUSY signal high |  | 610 |  | ns |
| $\mathrm{th}_{\mathrm{h}}$ | Hold time, First data bus data transition ( $\overline{\mathrm{RD}}$ low, or $\overline{\mathrm{CS}}$ low for read cycle, or BYTE input changes) after CONVST low | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 1}$ | Delay time, $\overline{\mathrm{CS}}$ low to $\overline{\mathrm{RD}}$ low (or BUSY low to $\overline{\mathrm{RD}}$ low when $\overline{\mathrm{CS}}=$ 0) | 0 |  |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, $\overline{\mathrm{RD}}$ high to $\overline{\mathrm{CS}}$ high | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, $\overline{\mathrm{RD}}$ low time | 50 |  |  | ns |
| $\mathrm{t}_{\text {en }}$ | Enable time, $\overline{\mathrm{RD}}$ low (or $\overline{\mathrm{CS}}$ low for read cycle) to data valid |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{d} 2}$ | Delay time, data hold from RD high | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 3}$ | Delay time, BYTE rising edge or falling edge to data valid | 2 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{w} 6}$ | Pulse duration, $\overline{\mathrm{RD}}$ high | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 7}$ | Pulse duration, $\overline{C S}$ high time | 20 |  |  | ns |
| $t_{\text {h2 }}$ | Hold time, last $\overline{\mathrm{RD}}$ (or $\overline{\mathrm{CS}}$ for read cycle ) rising edge to $\overline{\mathrm{CONVST}}$ falling edge | 50 |  |  | ns |
| $\mathrm{t}_{\text {su3 }}$ | Setup time, BYTE transition to $\overline{\mathrm{RD}}$ falling edge | 0 |  |  | ns |
| $\mathrm{th}_{3}$ | Hold time, BYTE transition to $\overline{\mathrm{RD}}$ falling edge | 0 |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{RD}}$ high (CS high for read cycle) to 3-stated data bus |  |  | 20 | ns |
| $\mathrm{t}_{\mathrm{d} 5}$ | Delay time, end of conversion to MSB data valid |  |  | 10 | ns |
| $\mathrm{t}_{\text {su4 }}$ | Byte transition setup time, from BYTE transition to next BYTE transition | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 6}$ | Delay time, $\overline{C S}$ rising edge to BUSY falling edge | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 7}$ | Delay time, BUSY falling edge to $\overline{C S}$ rising edge | 50 |  |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{AB})$ | Setup time, from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of CONVST (when $\overline{\mathrm{CS}}=$ 0 and CONVST used to abort) or to the next falling edge of $\overline{\mathrm{CS}}$ (when $\overline{\mathrm{CS}}$ is used to abort) | 60 |  | 500 | ns |
| $\mathrm{t}_{\text {su5 }}$ | Setup time, falling edge of $\overline{\text { CONVST }}$ to read valid data (MSB) from current conversion | $\operatorname{MAX}\left(\mathrm{t}_{\mathrm{conv}}\right)+\operatorname{MAX}\left(\mathrm{t}_{\mathrm{d} 5}\right)$ |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, data (MSB) from previous conversion hold valid from falling edge of CONVST |  |  | conv) | ns |

[^1]
## TIMING CHARACTERISTICS

All specifications typical at $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=3 \mathrm{~V}{ }^{(1)(2)(3)}$

|  | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {conv }}$ | Conversion time | 500 |  | 650 | ns |
| $\mathrm{t}_{\mathrm{ACQ}}$ | Acquisition time | 150 |  |  | ns |
| $\mathrm{t}_{\text {pd1 }}$ | CONVST low to BUSY high |  | 50 |  | ns |
| $\mathrm{t}_{\text {pd2 }}$ | Propagation delay time, end of conversion to BUSY low |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{w} 1}$ | Pulse duration, CONVST low | 20 |  |  | ns |
| $\mathrm{t}_{\text {su1 }}$ | Setup time, $\overline{\mathrm{CS}}$ low to $\overline{\text { CONVST }}$ low | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 2}$ | Pulse duration, CONVST high | 20 |  |  | ns |
|  | CONVST falling edge jitter |  |  | 10 | ps |
| $\mathrm{t}_{\mathrm{w} 3}$ | Pulse duration, BUSY signal low | $\operatorname{Min}\left(\mathrm{t}_{\text {ACQ }}\right)$ |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 4}$ | Pulse duration, BUSY signal high |  | 610 |  | ns |
| $\mathrm{t}_{\mathrm{h} 1}$ | Hold time, first data bus transition ( $\overline{\mathrm{RD}}$ low, or $\overline{\mathrm{CS}}$ low for read cycle, or BYTE or BUS 16/16 input changes) after CONVST low | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 1}$ | Delay time, $\overline{\mathrm{CS}}$ low to $\overline{\mathrm{RD}}$ low (or BUSY low to $\overline{\mathrm{RD}}$ low when $\overline{\mathrm{CS}}=$ 0) | 0 |  |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, $\overline{\mathrm{RD}}$ high to $\overline{\mathrm{CS}}$ high | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 5}$ | Pulse duration, $\overline{\mathrm{RD}}$ low | 50 |  |  | ns |
| $\mathrm{t}_{\text {en }}$ | Enable time, $\overline{\mathrm{RD}}$ low (or $\overline{\mathrm{CS}}$ low for read cycle) to data valid |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{d} 2}$ | Delay time, data hold from RD high | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 3}$ | Delay time, BYTE rising edge or falling edge to data valid | 2 |  | 30 | ns |
| $\mathrm{t}_{\text {w } 6}$ | Pulse duration, $\overline{\mathrm{RD}}$ high time | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} 7}$ | Pulse duration, $\overline{C S}$ high time | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{h} 2}$ | Hold time, last $\overline{\mathrm{RD}}$ (or $\overline{\mathrm{CS}}$ for read cycle) rising edge to $\overline{\mathrm{CONVST}}$ falling edge | 50 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, BYTE transition to $\overline{\mathrm{RD}}$ falling edge | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Hold time, BYTE transition to $\overline{\mathrm{RD}}$ falling edge | 0 |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{RD}}$ high (CS high for read cycle) to 3-stated data bus |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{d} 5}$ | Delay time, end of conversion to MSB data valid |  |  | 20 | ns |
| $\mathrm{t}_{\text {su4 }}$ | Byte transition setup time, from BYTE transition to next BYTE transition | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 6}$ | Delay time, $\overline{C S}$ rising edge to BUSY falling edge | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{d} 7}$ | Delay time, BUSY falling edge to $\overline{C S}$ rising edge | 50 |  |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{AB})$ | Setup time, from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of $\overline{\text { CONVST }}$ (when $\overline{\mathrm{CS}}=0$ and CONVST used to abort) or to the next falling edge of CS (when $\overline{\mathrm{CS}}$ is used to abort) | 70 |  | 500 | ns |
| $\mathrm{t}_{\text {su5 }}$ | Setup time, falling edge of CONVST to read valid data (MSB) from current conversion | $\operatorname{MAX}\left(\mathrm{t}_{\text {conv }}\right)+\mathrm{MAX}\left(\mathrm{t}_{\mathrm{d} 5}\right)$ |  |  | ns |
| $\mathrm{t}_{\mathrm{n} 4}$ | Hold time, data (MSB) from previous conversion hold valid from falling edge of CONVST |  |  | conv) | ns |

(1) All input signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of +VBD$)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
(2) See timing diagrams.
(3) All timings are measured with $20-\mathrm{pF}$ equivalent loads on all data bits and BUSY pins.

## PIN ASSIGNMENTS



NC - No connection

Terminal Functions

| NAME | NO. | 1/0 | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AGND | $\begin{gathered} 5,8,11,12,14, \\ 15,44,45 \end{gathered}$ | - | Analog ground |  |  |
| BDGND | 25, 35 | - | Digital ground for bus interface digital supply |  |  |
| BUSY | 36 | 0 | Status output. High when a conversion is in progress. |  |  |
| BYTE | 39 | 1 | Byte select input. Used for 8-bit bus reading. 0: No fold back 1: Low byte D[7:0] of the 16 most significant bits is folded back to high byte of the 16 most significant pins DB[15:8]. |  |  |
| CONVST | 40 | 1 | Convert start. The falling edge of this input ends the acquisition period and starts the hold period. |  |  |
| $\overline{\text { CS }}$ | 42 | I | Chip select. The falling edge of this input starts the acquisition period. |  |  |
| Data Bus |  |  | 8-Bit Bus |  | 16-Bit Bus |
|  |  |  | BYTE $=0$ | BYTE = 1 | BYTE $=0$ |
| DB15 | 16 | 0 | D15 (MSB) | D7 | D15 (MSB) |
| DB14 | 17 | 0 | D14 | D6 | D14 |
| DB13 | 18 | 0 | D13 | D5 | D13 |
| DB12 | 19 | 0 | D12 | D4 | D12 |
| DB11 | 20 | 0 | D11 | D3 | D11 |
| DB10 | 21 | 0 | D10 | D2 | D10 |
| DB9 | 22 | 0 | D9 | D1 | D9 |
| DB8 | 23 | 0 | D8 | D0 (LSB) | D8 |
| DB7 | 26 | 0 | D7 | All ones | D7 |
| DB6 | 27 | 0 | D6 | All ones | D6 |
| DB5 | 28 | 0 | D5 | All ones | D5 |
| DB4 | 29 | 0 | D4 | All ones | D4 |
| DB3 | 30 | 0 | D3 | All ones | D3 |
| DB2 | 31 | 0 | D2 | All ones | D2 |
| DB1 | 32 | 0 | D1 | All ones | D1 |
| DB0 | 33 | 0 | D0 (LSB) | All ones | D0 (LSB) |
| -IN | 7 | 1 | Inverting input channel |  |  |
| +IN | 6 | I | Non inverting input channel |  |  |
| NC | 3 | - | No connection |  |  |
| REFIN | 1 | I | Reference input |  |  |
| REFM | 47, 48 | 1 | Reference ground |  |  |
| REFOUT | 2 | 0 | Reference output. Add $1-\mu$ F capacitor between the REFOUT pin and REFM pin when internal reference is used. |  |  |
| RESET | 38 | 1 | Current conversion is aborted and output latches are cleared (set to zeros) when this pin is asserted low. RESET works independantly of $\overline{C S}$. |  |  |
| $\overline{\mathrm{RD}}$ | 41 | 1 | Synchronization pulse for the parallel output. When $\overline{C S}$ is low, this serves as the output enable and puts the previous conversion result on the bus. |  |  |
| +VA | $\begin{gathered} 4,9,10,13,43, \\ 46 \end{gathered}$ | - | Analog power supplies, 5-V dc |  |  |
| +VBD | 24, 34, 37 | - | Digital power supply for bus |  |  |

TIMING DIAGRAMS

†Signal internal to device
Figure 1. Timing for Conversion and Acquisition Cycles With CS and RD Toggling

TIMING DIAGRAMS (continued)


Figure 2. Timing for Conversion and Acquisition Cycles With $\overline{\mathbf{C S}}$ Toggling, $\overline{\mathrm{RD}}$ Tied to BDGND

TIMING DIAGRAMS (continued)

†Signal internal to device
Figure 3. Timing for Conversion and Acquisition Cycles With $\overline{C S}$ Tied to BDGND, $\overline{\operatorname{RD}}$ Toggling

## TIMING DIAGRAMS (continued)


$\dagger$ Signal internal to device
Figure 4. Timing for Conversion and Acquisition Cycles With $\overline{\mathbf{C S}}$ and $\overline{\mathrm{RD}}$ Tied to BDGND—Auto Read


Figure 5. Detailed Timing for Read Cycles

## TYPICAL CHARACTERISTICS

At $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C},+\mathrm{VA}=5 \mathrm{~V},+\mathrm{VBD}=5 \mathrm{~V}$, REFIN $=4.096 \mathrm{~V}$ (internal reference used) and $\mathrm{f}_{\text {sample }}=1.25 \mathrm{MHz}$ (unless otherwise noted)


Figure 6.



Figure 8.

SIGNAL-TO-NOISE RATIO
vs
FREE-AIR TEMPERATURE


Figure 7.
EFFECTIVE NUMBER OF BITS FREE-AIR TEMPERATURE


Figure 9.

## TYPICAL CHARACTERISTICS (continued)



Figure 10.


Figure 12.


Figure 14.

TOTAL HARMONIC DISTORTION FREE-AIR TEMPERATURE


Figure 11.


Figure 13.
SPURIOUS FREE DYNAMIC RANGE INPUT FREQUENCY


Figure 15.

## TYPICAL CHARACTERISTICS (continued)



Figure 16.


Figure 18.


Figure 20.


Figure 17.
OFFSET ERROR SUPPLY VS VOLTAGE


Figure 19.


Figure 21.

## TYPICAL CHARACTERISTICS (continued)



Figure 22.
DIFFERENTIAL NONLINEARITY VS
FREE-AIR TEMPERATURE


Figure 24.


Figure 26.


Figure 23.
INTEGRAL NONLINEARITY FREE-AIR TEMPERATURE


Figure 25.
INTEGRAL NONLINEARITY REFERENCE VOLTAGE


Figure 27.

ADS8406
INSTRUMENTS
www.ti.com

## TYPICAL CHARACTERISTICS (continued)



Figure 28.


Figure 29.


Figure 30.

## APPLICATION INFORMATION

## MICROCONTROLLER INTERFACING

## ADS8406 to 8-Bit Microcontroller Interface

Figure 31] shows a parallel interface between the ADS8406 and a typical microcontroller using the 8-bit data bus. The BUSY signal is used as a falling-edge interrupt to the microcontroller.


Figure 31. ADS8406 Application Circuitry (using external reference)


Figure 32. Use Internal Reference

## PRINCIPLES OF OPERATION

The ADS8406 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function. See Eigure 31 for the application circuit for the ADS8406.
The conversion clock is generated internally. The conversion time of 650 ns is capable of sustaining a $1.25-\mathrm{MHz}$ throughput.

ADS8406
INSTRUMENTS
www.ti.com

## PRINCIPLES OF OPERATION (continued)

The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

## REFERENCE

The ADS8406 can operate with an external reference with a range from 2.5 V to 4.2 V . A $4.096-\mathrm{V}$ internal reference is included. When internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with a $0.1-\mu \mathrm{F}$ decoupling capacitor and $1-\mu \mathrm{F}$ storage capacitor between pin 2 (REFOUT) and pins 47 and 48 (REFM) (see Figure 33). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected (floating) if external reference is used.

## ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the $+\mathbb{N}$ and $-\mathbb{I N}$ inputs is captured on the internal capacitor array. Both +IN and -IN inputs have a range of -0.2 V to $\mathrm{V}_{\text {ref }}+0.2 \mathrm{~V}$. The input span ( +IN $-(-I N)$ ) is limited to $-\mathrm{V}_{\text {ref }}$ to $\mathrm{V}_{\text {ref.. }}$.
The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8406 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance ( 25 pF ) to an 16 -bit settling level within the acquisition time ( 150 ns ) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 $\mathrm{G} \Omega$.
Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and $-\mathbb{I N}$ inputs and the span $(+\mathbb{I N}-(-I N))$ should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used.
Care should be taken to ensure that the output impedance of the sources driving +IN and $-\mathbb{N}$ inputs are matched. If this is not observed, the two inputs could have different setting time. This may result in offset error, gain error and linearity error which varies with temperature and input voltage.
A typical input circuit using TI's THS4503 is shown in Eiqure 33. Input from a single-ended source may be converted into a differential signal for the ADS8406 as shown in the figure. In case the source itself is differential, then the THS4503 may be used in differential input and differential output modes.


Figure 33. Using the THS4503 With the ADS8406

## PRINCIPLES OF OPERATION (continued)

## DIGITAL INTERFACE

## Timing And Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.
The ADS8406 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.

Conversions are initiated by bringing the CONVST pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the CONVST pin can be brought high), while $\overline{\mathrm{CS}}$ is low. The ADS8406 switches from the sample to the hold mode on the falling edge of the CONVST command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high after CONVST goes low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.
Sampling starts as soon as the conversion is over when $\overline{\mathrm{CS}}$ is tied low or starts with the falling edge of $\overline{\mathrm{CS}}$ when BUSY is low.

Both $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ can be high during and before a conversion with one exception ( $\overline{\mathrm{CS}}$ must be low when $\overline{C O N V S T}$ goes low to initiate a conversion). Both the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ pins are brought low in order to enable the parallel output bus with the conversion.

## Reading Data

The ADS8406 outputs full parallel data in two's complement format as shown in Table 1. The parallel output is active when $\overline{C S}$ and $\overline{\mathrm{RD}}$ are both low. There is a minimal quiet zone requirement around the falling edge of CONVST. This is 50 ns prior to the falling edge of CONVST and 40 ns after the falling edge. No data read should be attempted within this zone. Any other combination of $\overline{C S}$ and $\overline{R D}$ sets the parallel output to 3 -state. BYTE is used for multiword read operations. BYTE is used whenever lower bits of the converter result are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

Table 1. Ideal Input Voltages and Output Codes

| DESCRIPTION | ANALOG VALUE | DIGITAL OUTPUT |  |
| :--- | :--- | :--- | :--- |
| Full scale range | $2\left(+\mathrm{V}_{\text {ref }}\right)$ | 2'S COMPLEMENT |  |

The output data is a full 16-bit word (D15-D0) on DB15-DB0 pins (MSB-LSB) if BYTE is low.
The result may also be read on an 8 -bit bus for convenience. This is done by using only pins DB15-DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15-DB8, then bringing BYTE high. When BYTE is high, the low bits (D7-D0) appear on pins DB15-D8.
These multiword read operations can be done with multiple active $\overline{\mathrm{RD}}$ (toggling) or with $\overline{\mathrm{RD}}$ tied low for simplicity.
Conversion Data Readout

| BYTE | DATA READ OUT |  |
| :--- | :--- | :--- |
|  | DB15-DB8 Pins | DB7-DB0 Pins |
| High | D7-D0 | All one's |
| Low | D15-D8 | D7-D0 |

www.ti.com

## RESET

$\overline{R E S E T}$ is an asynchronous active low input signal (that works independently of $\overline{\mathrm{CS}}$ ). Minimum $\overline{\mathrm{RESET}}$ low time is 25 ns . Current conversion will be aborted no later than 50 ns after the converter is in the reset mode. In addition, all output latches are cleared (set to zero's) after RESET. The converter goes back to normal operation mode no later than 20 ns after RESET input is brought high.

The converter starts the first sampling period 20 ns after the rising edge of RESET. Any sampling period except for the one immediately after a RESET is started with the falling edge of the previous BUSY signal or the falling edge of CS, whichever is later.
Another way to reset the device is through the use of the combination of $\overline{\mathrm{CS}}$ and $\overline{\text { CONVST }}$. This is useful when the dedicated RESET pin is tied to the system reset but there is a need to abort only the conversion in a specific converter. Since the BUSY signal is held high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter just the same as a reset via the dedicated RESET pin. The reset does not have to be cleared as for the dedicated RESET pin. A reset can be started with either of the two following steps.

- Issue a $\overline{\text { CONVST }}$ when $\overline{\mathrm{CS}}$ is low and a conversion is in progress. The falling edge of $\overline{\text { CONVST }}$ must satisfy the timing as specified by the timing parameter $\mathrm{t}_{\mathrm{su}(\mathrm{AB})}$ mentioned in the timing characteristics table to ensure a reset. The falling edge of CONVST starts a reset. Timing is the same as a reset using the dedicated RESET pin except the instance of the falling edge is replaced by the falling edge of CONVST.
- Issue a $\overline{C S}$ while a conversion is in progress. The falling edge of $\overline{C S}$ must satisfy the timing as specified by the timing parameter $\mathrm{t}_{\mathrm{su}(\mathrm{AB})}$ mentioned in the timing characteristics table to ensure a reset.The falling edge of $\overline{C S}$ causes a reset. Timing is the same as a reset using the dedicated RESET pin except the instance of the falling edge is replaced by the falling edge of $\overline{C S}$.


## POWER-ON INITIALIZATION

RESET is not required after power on. An internal power-on-reset circuit generates the reset. To ensure that all of the registers are cleared, the three conversion cycles must be given to the converter after power on.

## LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8406 circuitry.
As the ADS8406 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.
The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n -bit SAR converter, there are at least n windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.
The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.
On average, the ADS8406 draws very little current from an external reference, as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A $0.1-\mu \mathrm{F}$ bypass capacitor and a $1-\mu \mathrm{F}$ storage capacitor are recommended from pin 1 (REFIN) directly to pin 48 (REFM). REFM and AGND should be shorted on the same ground plane under the device.
The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a $5-\mathrm{V}$ power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8406 should be clean and well bypassed. A $0.1-\mu \mathrm{F}$ ceramic bypass capacitor should be placed as close to the device as possible. See Table 2 for the placement of the capacitor. In addition, a $1-\mu \mathrm{F}$ to $10-\mu \mathrm{F}$ capacitor is recommended. In some situations, additional bypassing may be required, such as a $100-\mu \mathrm{F}$ electrolytic capacitor or even a Pi filter made up of inductors and capacitors-all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 2. Power Supply Decoupling Capacitor Placement

| POWER SUPPLY PLANE | CONVERTER ANALOG SIDE | CONVERTER DIGITAL SIDE |
| :--- | :--- | :--- |
| SUPPLY PINS |  | $(24,25),(34,35)$ |
| Pin pairs that require shortest path to decoupling capacitors | 12,14 | 37 |
| Pins that require no decoupling |  |  |

TEXAS
InsTruments

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8406IBPFBR | ACTIVE | TQFP | PFB | 48 | 2000 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ADS8406I B | Samples |
| ADS8406IBPFBT | ACTIVE | TQFP | PFB | 48 | 250 | RoHS \& Green | Call TI | Level-2-260C-1 YEAR | -40 to 85 | $\begin{aligned} & \text { ADS8406I } \\ & \text { B } \end{aligned}$ | Samples |
| ADS8406IBPFBTG4 | ACTIVE | TQFP | PFB | 48 | 250 | RoHS \& Green | Call TI | Level-2-260C-1 YEAR | -40 to 85 | $\begin{aligned} & \text { ADS8406I } \\ & \text { B } \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated


[^0]:    (1) Ideal input span, does not include gain or offset error.
    (2) LSB means least significant bit
    (3) This is endpoint INL, not best fit.
    (4) Measured relative to an ideal full-scale input $[+I \mathrm{~N}-(-\mathrm{IN})]$ of 8.192 V
    (5) This specification does not include the internal reference voltage error and drift.
    (6) Calculated on the first nine harmonics of the input frequency
    (7) Can vary $\pm 20 \%$

[^1]:    (1) All input signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of +VBD$)$ and timed from a voltage level of $\left(\mathrm{V}_{I L}+\mathrm{V}_{I H}\right) / 2$.
    (2) See timing diagrams.
    (3) All timings are measured with 20-pF equivalent loads on all data bits and BUSY pins.

