



同步降压 NexFET™ 功率级

查询样品: CSD97370AQ5M

特性

- 25 A 电流下 90% 的系统效率
- 输入电压高达 22 V
- 高频率工作 (高达 2 MHz)
- 整合电源块技术
- 高密度 SON 5-毫米 × 6-毫米封装
- 低功耗: 2.8 W (在 25 A 电流下)
- 超低电感封装
- 系统优化 PCB 封装方式
- 通用 5 V PWM 信号兼容新
- 三态 PWM 输入
- 集成型自举二极管
- 预偏置启动保护
- 贯通保护
- 符合 RoHS 标准——无铅型触电无卤素电镀

应用

- 同步降压转换器
- 多相同步降压型转换器
- POL DC-DC 转换器
- 内存卡及图形卡
- 台式电脑及服务器 VR11.x 和 VR12.x V 内核同步 降压转换器

订购信息

器件	封装	介质	数量	出货
CSD97370AQ5M	SON 5-毫米 × 6-毫米 塑料封装	13-英寸 卷带	2500	卷带包装

说明

CSD97370AQ5M NexFET 功率级是一款优化型设计,适用于高功率、高密度同步降压转换器。 该产品集成了一个增强型栅极驱动器 IC 与电源块技术,以完善功率级开关功能。 这种组合形成了一个高电流、高效率、高速开关器件,并凭借其大尺寸的以地面为基础的热垫,在小型 5-mm x 6-mm 外形封装内提供了一个出色的热源解决方案。此外,还对 PCB 的器件封装进行了优化,以帮助缩短设计时间并简化整个系统设计方案的完成。




Figure 1. Application Diagram




Figure 2. Efficiency and Power Loss



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)

 $T_A = 25$ °C (unless otherwise noted)

		v	VALUE MIN MAX 30 -0.8 30 -7 32 -0.3 6	
		MIN	MAX	UNIT
V _{IN} to P _{GND} ⁽²⁾			30	V
V _{SW} to P _{GND} ,	V _{IN} to V _{SW}	-0.8	30	V
V _{SW} to P _{GND}	(10ns)	-7	32	V
V _{DD} to P _{GND}		-0.3	6	V
ENABLE to P	GND (3)	-0.3	V _{DD} + 0.3	V
PWM to P _{GND}	(3)	-0.3	V _{DD} + 0.3	V
BOOT to BOO	DT_R ⁽³⁾	-0.3	V _{DD} + 0.3	V
CCD Datin m	Human Body Model (HBM)		2	kV
ESD Rating	Charged Device Model (CDM)		500	V
Power Dissipa	ation, P _D		12	W
Operating Ter	mperature Range, T _J	-40	150	°C
Storage Temp	perature Range, T _{STG}	-55	150	°C

⁽¹⁾ Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to Absolute Maximum rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $T_A = 25^{\circ}$ (unless otherwise noted)

Parameter	Conditions	MIN	MAX	UNIT
Gate Drive Voltage, V _{DD}		4.5	5.5	V
Input Supply Voltage, V _{IN}		3.3	22	V
Output Voltage, V _{OUT}			5.5	V
Continuous Output Current, I _{OUT}	$V_{IN} = 12V, V_{DD} = 5V, V_{OUT} = 1.2V, f_{SW} = 500kHz, L_{OUT} = 0.3\mu H^{(1)}$		40	Α
Peak Output Current, I _{OUT-PK} (2)	$f_{SW} = 500 \text{kHz}, L_{OUT} = 0.3 \mu H^{(1)}$		60	Α
Switching Frequency, f _{SW}	$C_{BST} = 0.1 \mu F \text{ (min)}$	200	2000	kHz
On Time Duty Cycle			85%	
Minimum PWM On Time		40		ns
Operating Temperature		-40	125	°C

⁽¹⁾ Measurement made with six 10-μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.

THERMAL INFORMATION

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Top of package)			20	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Board ⁽¹⁾			2	°C/W

(1) $R_{\theta JB}$ value based on hottest board temperature within 1mm of the package.

⁽²⁾ V_{IN} to V_{SW} Max = 32 \dot{V} for 10 \dot{n} s

⁽³⁾ Should not exceed 6V

⁽²⁾ System conditions as defined in Note 1. Peak Output Current is applied for $t_p = 50\mu s$.



ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_{DD} = POR$ to 5.5V (unless otherwise noted)


Operating Supply Current (IDD) ENABLE = 5V, PWM = 50% Duty cycle, fsw = 500kHz − 16 2 POWER-ON RESET AND UNDER VOLTAGE LOCKOUT Power on Reset (VDD Rising) − 3.6 3. UVLO (VDD Falling) 3.4 3.5 Hysteresis 100 − 25 Startup Delay(3) ENABLE = PWM = 5V − 600 100 ENABLE Logic Level Low Threshold (VIL) 0.8 1 − 1.6 2. Logic Level High Threshold (VIH) 0.8 1 − 1.6 2. Weak Pull-down Impedance 0.8 1 − 1.6 2. Weak Pull-down Impedance 0.8 − 1.0 − 580 Falling Propagation Delay (tpDh) − 0.0 − 1.0 − 1.0 − 1.0 − 1.0 − 2.0 − 1.0 − 2.0 − 1.0 − 2.0 − 7.0 − 7.0 − 2.	UNIT
Power Loss (¹) V _{IN} = 12V, V _{DD} = 5V, V _{OUT} = 1.2V, I _{DUT} = 25A, I _{SW} = 500KHz, L _{OUT} = 0.3µH, T _J = 25°C - 2.8 3. Power Loss (²) V _{IN} = 12V, V _{DD} = 5V, V _{OUT} = 1.2V, I _{DUT} = 40A, I _{SW} = 500KHz, L _{OUT} = 0.3µH, T _J = 125°C - - 8. 1 V _{IN} V _{IN} = 500KHz, L _{OUT} = 0.3µH, T _J = 125°C - - - 10 - - 10 - - 10 2 2 - 10 2 2 8 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3	
VN N A 1 2 1 1 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 4 1 2 2 2 2 2	3 W
Vin Quiescent Current (I₀) ENABLE = 0V, V _{DD} = 5V - - 1 Vob Vob Standby Supply Current (I₀D) ENABLE = 0V, PWM = 0V - 1 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 20 20 20 20 3.4 3.5 - - 3.6 3. 3. - - 10 - 2.6 3. 3. - - 2.6 3. 3. - - 2.6 3. 3. - - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 - 2.0 <) W
VDD Standby Supply Current (IDD) ENABLE = 0V, PWM = 0V - 1 Operating Supply Current (IDD) ENABLE = 5V, PWM = 50% Duty cycle, fsw = 500kHz - 16 2 POWER-ON RESET AND UNDER VOLTAGE LOCKOUT Power on Reset (VDD Rising) - 3.6 3. UVLO (VDD Falling) 3.4 3.5 Hysteresis 100 - 25 Startup Delay(3) ENABLE = PWM = 5V - 600 100 ENABLE Logic Level Low Threshold (VIL) - 6.8 1 Logic Level High Threshold (VIH) - 1.6 2. Threshold Hysteresis - 8 1 - 580 - Weak Pull-down Impedance - 1.6 2. 580 - - 580 - - 580 - - 580 - - - 580 - - - 580 - - - - 580 - - - -	
Standby Supply Current (I _{DD})	μΑ
Operating Supply Current (IDD) ENABLE = 5V, PWM = 50% Duty cycle, fsw = 500kHz − 16 2 POWER-ON RESET AND UNDER VOLTAGE LOCKOUT Power on Reset (VDD Rising) − 3.6 3. UVLO (VDD Falling) 3.4 3.5 Hysteresis 100 − 25 Startup Delay(3) ENABLE = PWM = 5V − 600 100 ENABLE Logic Level Low Threshold (VIL) 0.8 1 − 1.6 2. Enable = PWM = 5V 560 − 1.6 2. 1.6 2. 2. 1.6 2. 2. 1.6 2. 2. 1.6 2. 2. 2. 1.6 2. 2. 2. 1.6 2. 2. 2. 1.6 2. 2. 2. 1.6 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 3.6 3. 3. 3. 3. <t< td=""><td></td></t<>	
POWER-ON RESET AND UNDER VOLTAGE LOCKOUT	5 μΑ
Power on Reset (V _{DD} Rising)) mA
UVLO (VDD Falling) 3.4 3.5 Hysteresis 100 − 25 Startup Delay ⁽³⁾ ENABLE = PWM = 5V − 600 100 ENABLE Logic Level Low Threshold (VIL) 8 1 1 1 2 1 6 2 2 1 6 2 2 1 6 2 2 1 6 2 2 1 6 2 2 1 6 2 2 1 6 2 2 1 6 2 2 1 6 2 <td></td>	
Hysteresis ENABLE = PWM = 5V - 600 100	e v
Startup Delay (3) ENABLE = PWM = 5V - 600 100	- V
Logic Level Low Threshold (V _{IL}) Cogic Level High Threshold (V _{IH}) Cogic Level High (V _{PDH}) Cogic Level High (V _{PDH}) Cogic Level High (V _{PWMH}) Cogic Level High (V _{PWMH}) Cogic Level Low (V _{PWML}) Cogic Level Low (V _P) mV
Logic Level Low Threshold (VIL) Logic Level High Threshold (VIH) - 1.6 2.5) ns
Logic Level High Threshold (V _{IH})	
Threshold Hysteresis Weak Pull-down Impedance Rising Propagation Delay (tpDH) - 600 - 200	- V
Weak Pull-down Impedance Rising Propagation Delay (tpDH) - 600 - 200) V
Weak Pull-down Impedance — 100 Rising Propagation Delay (tpDH) — 600 Falling Propagation Delay (tpDL) PWM IpWMH PWM = 5V — 450 58 IpWML PWM = 0V — -450 -58 PWM Logic Level High (VpWMH) — -450 -58 PWM Logic Level Low (VpWML) — 0.8 — PWM 3-State open Voltage — 2.4 — 2.4 PWM to VSW propagation delay (tpDH) VDD = POR to 5.5V, CpWM = 10pF (See Figure 6) — 100 3-State Shutdown Hold-off Time (t3HT) — 100	- mV
Falling Propagation Delay (t _{PDL}) − 200 PWM PWM = 5V − 450 58 I _{PWML} PWM = 0V − -450 −58 PWM Logic Level High (V _{PWMH}) − -450 −58 PWM Logic Level Low (V _{PWML}) 0.8 − PWM 3-State open Voltage − 2.4 − PWM to VSW propagation delay (t _{PDLH} and t _{PDHL}) V _{DD} = POR to 5.5V, C _{PWM} = 10pF (See Figure 6) − 100 3-State Shutdown Hold-off Time (t _{3HT}) − 100 −	- kΩ
PWM I _{PWMH} PWM = 5V - 450 58 I _{PWML} PWM = 0V 450 -58 PWM Logic Level High (V _{PWMH}) - - - - PWM Logic Level Low (V _{PWML}) 0.8 -	- ns
PWM = 5V	- ns
PWM DV	
PWM Logic Level High (V _{PWMH}) PWM Logic Level Low (V _{PWML}) PWM 3-State open Voltage PWM to VSW propagation delay (t _{PDLH} and t _{PDHL}) 3-State Shutdown Hold-off Time (t _{3HT}) - 100	μΑ
PWM Logic Level High (V _{PWMH}) PWM Logic Level Low (V _{PWML}) PWM 3-State open Voltage PWM to VSW propagation delay (t _{PDLH} and t _{PDHL}) 3-State Shutdown Hold-off Time (t _{3HT})) μΑ
PWM 3-State open Voltage $-$ 2.4 PWM to VSW propagation delay $(t_{PDLH} \text{ and } t_{PDHL})$ $V_{DD} = POR \text{ to } 5.5V, C_{PWM} = 10pF \text{ (See Figure 6)}$ $-$ 100 3-State Shutdown Hold-off Time (t_{3HT}) $-$ 100	1 V
PWM to VSW propagation delay $(t_{PDLH} \text{ and } t_{PDHL})$ $V_{DD} = POR \text{ to } 5.5V, C_{PWM} = 10pF \text{ (See Figure 6)}$ -100 -100	- V
(t _{PDLH} and t _{PDHL}) 3-State Shutdown Hold-off Time (t _{3HT}) VDD = POR to 5.5V, C _{PWM} = Topr (see Figure 6) - 100 - 100	- V
3-State Shutdown Hold-off Time (t _{3HT}) – 100	- ns
0.00	- ns
3-State Shutdown Propagation Delay (t _{3SD}) – 650	- ns
3-State Recovery Propagation Delay (t _{3RD}) – 75	- ns
BOOTSTRAP SWITCH	
Forward Voltage (V_{FBOOT}) $V_{DD} - V_{BOOT}$, $I_F = 20mA$ - 180 36) mV
	1 μΑ

 ⁽¹⁾ Measurement made with six 10-μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.
 (2) Specified by design
 (3) POR to V_{SW} rising



PIN CONFIGURATION

SON 5mm × 6mm 22-Pin Package (Top View)



PIN DESCRIPTION

	PIN	DESCRIPTION								
NO.	NAME	DESCRIPTION								
1	ENABLE	Enables device operation. If ENABLE=logic HIGH, turns on the device. If ENABLE=logic LOW, the device is turned off and MOSFET gates are actively pulled low. An internal 100kΩ pull down resistor will pull the ENABLE pin LOW if left floating.								
2	NC	Not for electrical connection, connect to floating pad only.								
3	V_{DD}	Supply Voltage to Gate Drivers and internal circuitry.								
4	NC	Not for electrical connection, connect to floating pad only.								
5	NC	Not for electrical connection, connect to floating pad only.								
6	V _{SW}	Voltage Switching Node – pin connection to the output inductor.								
7	V _{SW}	Voltage Switching Node – pin connection to the output inductor.								
8	V_{SW}	Voltage Switching Node – pin connection to the output inductor.								
9	V_{SW}	Voltage Switching Node – pin connection to the output inductor.								
10	V _{SW}	Voltage Switching Node – pin connection to the output inductor.								
11	V _{SW}	Voltage Switching Node – pin connection to the output inductor.								
12	V_{IN}	Input Voltage Pin. Connect input capacitors close to this pin.								
13	V _{IN}	Input Voltage Pin. Connect input capacitors close to this pin.								
14	V _{IN}	Input Voltage Pin. Connect input capacitors close to this pin.								
15	V _{IN}	Input Voltage Pin. Connect input capacitors close to this pin.								
16	V _{IN}	Input Voltage Pin. Connect input capacitors close to this pin.								
17	V _{IN}	Input Voltage Pin. Connect input capacitors close to this pin.								
18	BOOT_R	Bootstrap capacitor connection. Connect a minimum 0.1µF 16V X5R, ceramic cap from BOOT to BOOT_R pins. The								
19	BOOT	bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated.								
20	NC	Not for electrical connection, connect to floating pad only.								
21	NC	Not for electrical connection, connect to floating pad only.								
22	PWM	Pulse Width modulated 3-state input from external controller. Logic Low sets Control FET gate low and Sync FET gate high. Logic High sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the 3-State Shutdown Hold-off Time (t _{3HT})								
23	P _{GND}	Power Ground								






Figure 3. Functional Block Diagram

FUNCTIONAL DESCRIPTION

POWERING CSD97370AQ5M AND GATE DRIVERS

An external V_{DD} voltage is required to supply the integrated gate driver IC and provide the necessary gate driver power for the MOSFETS. The gate driver IC is capable of supplying in excess of 4 Amps peak current into the MOSFET gates to achieve fast switching. A 1uF 10V X5R or higher ceramic capacitor is recommended to bypass V_{DD} pin to PGND. A bootstrap circuit to provide gate drive power for the Control FET is also included. The bootstrap supply to drive the Control FET is generated by connecting a 100nF 16V X5R ceramic capacitor between BOOT and BOOT_R pins. An optional R_{BOOT} resistor which can be used to slow down the turn on speed of the Control FET and reduce voltage spikes on the Vsw node. A typical 1Ω to 4.7Ω value is a compromise between switching loss and V_{SW} spike amplitude.

UVLO (Under Voltage Lock Out)

The V_{DD} supply is monitored for UVLO conditions and both Control FET and Sync FET gates are held low until adequate supply is available. An internal comparator evaluates the V_{DD} voltage level and if V_{DD} is greater than the Power On Reset threshold (V_{POR}) the gate driver becomes active. If V_{DD} is less than the UVLO threshold, the gate driver is disabled and the internal MOSFET gates are actively driven low. At the rising edge of the V_{DD} voltage, both Control FET and Sync FET gates will be actively held low during V_{DD} transitions between 1.0V to V_{POR} . This region is referred to the Gate Drive Latch Zone (see Figure 4). In addition, at the falling edge of the V_{DD} voltage, both Control FET and Sync FET gates are actively held low during the UVLO to 1.0V transition.

The Power Stage CSD97370AQ5M device must be powered up and Enabled before the PWM signal is applied.




Figure 4. POR and UVLO



ENABLE

The ENABLE pin is TTL compatible. The logic level thresholds are sustained under all V_{DD} operating conditions between V_{POR} to V_{DD} . In addition, if this pin is left floating, a weak internal pull down resistor of $100k\Omega$ will pull the ENABLE pin below the logic level low threshold. The operational functions of this pin should follow the timing diagram outlined in Figure 5. A logic level low will actively hold both Control FET and Sync FET gates low and V_{DD} pin should typically draw less than $5\mu A$.

POWER UP SEQUENCING

If the ENABLE signal is used, it is necessary to ensure proper co-ordination with the ENABLE and soft-start features of the external PWM controller in the system. If the CSD97370AQ5M was disabled through ENABLE without sequencing with the PWM IC controller, the buck converter output will have no voltage or fall below regulation set point voltage. As a result, the PWM controller IC delivers Max duty cycle on the PWM line. If the Power Stage CSD97370AQ5M is re-enabled by driving the ENABLE pin high, there will be an extremely large input inrush current when the output voltage builds back up again. The input inrush current might have undesirable consequences such as inductor saturation, driving the input power supply into current limit or even catastrophic failure of the CSD97370AQ5M device. Disabling the PWM controller is recommended when the CSD97370AQ5M is disabled. The PWM controller should always be re-enabled by going through soft-start routine to control and minimize the input inrush current and reduce current and voltage stress on all buck converter components. It is recommended that the external PWM controller be disabled when CSD97370AQ5M is disabled or nonoperational because of UVLO.

PWM

The input PWM pin incorporates a 3-State function. The Control FET and Sync FET gates are forced low if the PWM pin is left floating for more than the 3-State Hold off time (t_{3HT}), typically 100ns. This requires the source impedance of the driving PWM signal to be a minimum of 250k Ω when in 3-State mode. Operation in and out of 3-State mode should follow the timing diagram outlined in Figure 6. Both V_{PWML} and V_{PWMH} threshold levels are set to accommodate 5V logic controllers. During normal operation, the PWM signal should be driven to logic levels Low and High with a maximum of $220\Omega/320\Omega$ sink/source impedance respectively.

GATE DRIVERS

The CSD97370AQ5M has an internal high-performance gate driver IC that ensures minimum MOSFET dead-time while eliminating potential shoot-through currents. Propagation delays between the Control FET and Sync FET gates are kept to a minimum to minimize body diode conduction and improve efficiency. The gate driver IC incorporates an adaptive shoot through protection scheme which ensures that neither MOSFET is turned on while the other one is still conducting at the same time, preventing cross conduction. See Table 1.

CONTROL FET ENABLE PWM SYNC FET GATE V_{SW} **GATE** L Χ L ı 3-State Н <Min ON time L 3-State Н L Н L P_{GND} 3-State L 3-State Н L V_{IN} L = Logic Low; H = Logic High; X = Don't care; minimum on time = 40ns

Table 1. Truth Table

START UP IN PRE-BIASED OUTPUT VOLTAGE

The CSD97370AQ5M incorporates a simple pre-bias feature to protect against the discharging of a prebiased output voltage and inducing large negative inductor currents. After the Power On Reset threshold is crossed and the ENABLE pin is set to logic level high, both internal MOSFETs are actively held low until the PWM pin receives a signal that crosses logic level high threshold and meets the minimum on time criteria (see the *Electrical Characteristics Table*). This allows the PWM control IC to provide a soft start routine that creates a monotonic startup of the output voltage. The pre-bias feature is enabled for a single event and subsequent PWM signals creates normal switching of the internal MOSFETs (see Table 1). To reactivate the pre-bias feature, the ENABLE pin needs to be pulled below logic level low or the V_{DD} supply voltage needs to cross UVLO.






Figure 5. CSD97370AQ5M ENABLE Timing Diagram ($V_{DD} = PWM = 5V$)




Figure 6. CSD97370AQ5M PWM Timing Diagram



TYPICAL CHARACTERISTICS

Test conditions: V_{IN} = 12V, V_{DD} = 5V, f_{SW} = 500kHz, V_{OUT} = 1.2V, L_{OUT} = 0.3 μ H, DCR = 0.54 $m\Omega$, T_J = 125 $^{\circ}$ C




Figure 7. Power Loss vs Output Current




Figure 8. Power Loss vs Temperature




Figure 9. Safe Operating Area – PCB Vertical Mount (1)




Figure 10. Safe Operating Area – PCB Horizontal Mount (1)




Figure 11. Typical and Min Safe Operating Area (1)

1. The Typical CSD97370AQ5M System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness. See the *Application section*



TYPICAL CHARACTERISTICS (continued)

Test conditions: V_{IN} = 12V, V_{DD} = 5V, f_{SW} = 500kHz, V_{OUT} = 1.2V, L_{OUT} = 0.3 μ H, DCR = 0.54 $m\Omega$, T_{J} = 125 $^{\circ}$ C for detailed explanation.

TYPICAL CHARACTERISTICS

 $Test \ conditions: \ V_{IN} = 12V, \ V_{DD} = 5V, \ f_{SW} = 500kHz, \ V_{OUT} = 1.2V, \ L_{OUT} = 0.3 \mu H, \ DCR = 0.54 m\Omega, \ T_J = 125 ^{\circ}C$




Figure 12. Normalized Power Loss vs Frequency




Figure 13. Normalized Power Loss vs Input Voltage




Figure 14. Normalized Power Loss vs Output Voltage




Figure 15. Normalized Power Loss vs Output Inductance



TYPICAL CHARACTERISTICS (continued)

Test conditions: V_{IN} = 12V, V_{DD} = 5V, f_{SW} = 500kHz, V_{OUT} = 1.2V, L_{OUT} = 0.3 μ H, DCR = 0.54 $m\Omega$, T_J = 125 $^{\circ}$ C




Figure 16. Driver Current vs Frequency




Figure 17. Driver Current vs Temperature



APPLICATION INFORMATION

The Power Stage CSD97370AQ5M is a highly optimized design for synchronous buck applications using NexFET devices with a 5V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, Safe Operating Area and normalized graphs allow engineers to predict the product performance in the actual application.

Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 7 plots the power loss of the CSD97370AQ5M as a function of load current. This curve is measured by configuring and running the CSD97370AQ5M as it would be in the final application (see Figure 18). The measured power loss is the CSD97370AQ5M device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

Power Loss =
$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT})$$
 (1)

The power loss curve in Figure 7 is measured at the maximum recommended junction temperature of $T_J = 125$ °C under isothermal test conditions.

Safe Operating Curves (SOA)

The SOA curves in the CSD97370AQ5M datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 9, Figure 10, and Figure 11 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness.

Normalized Curves

The normalized curves in the CSD97370AQ5M data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.






Figure 18. Power Loss Test Circuit

Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

Design Example

Operating Conditions: Output Current (I_{OUT}) = 25A, Input Voltage (V_{IN}) = 7V, Output Voltage (V_{OUT}) = 1V, Switching Frequency (f_{SW}) = 800kHz, Output Inductor (I_{OUT}) = 0.2 I_{IN} H

Calculating Power Loss

- Typical Power Loss at 25A = 3.5W (Figure 7)
- Normalized Power Loss for switching frequency ≈ 1.08 (Figure 12)
- Normalized Power Loss for input voltage ≈ 1.05 (Figure 13)
- Normalized Power Loss for output voltage ≈ 0.7 (Figure 14)
- Normalized Power Loss for output inductor ≈ 1.04 (Figure 15)
- Final calculated Power Loss = 3.5W x 1.08 x 1.05 x 0.7 x 1.04 ≈ 2.89W

Calculating SOA Adjustments

- SOA adjustment for switching frequency ≈ 2.6°C (Figure 12)
- SOA adjustment for input voltage ≈ 1.4°C (Figure 13)
- SOA adjustment for output voltage ≈ -1.0°C (Figure 14)
- SOA adjustment for output inductor ≈ 1.3°C (Figure 15)



Final calculated SOA adjustment = 2.6 + 1.4 + (-1.0) + 1.3 ≈ 4.3°C




Figure 19. Power Stage CSD97370AQ5M SOA

In the design example above, the estimated power loss of the CSD97370AQ5M would increase to 2.89W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 4.3°C. Figure 19 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 4.3°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.

RECOMMENDED PCB DESIGN OVERVIEW

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. Below is a brief description on how to address each parameter.

Electrical Performance

The CSD97370AQ5M has the ability to switch at voltages rates greater than 10kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, inductor and output capacitors.

- The placement of the input capacitors relative to V_{IN} and P_{GND} pins of CSD97370AQ5M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the V_{IN} and P_{GND} pins (see Figure 20). The example in Figure 20 uses 6 x 10μF 1206 25V ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Stage C5, C8 and C7, C19 should follow in order.
- The bootstrap cap C_{BOOT} 0.1 μF 0603 16V ceramic capacitor should be closely connected between BOOT and BOOT_R pins
- The switching node of the output inductor should be placed relatively close to the Power Stage CSD97370AQ5M V_{SW} pins. Minimizing the V_{SW} node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level.⁽¹⁾

Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla




Thermal Performance

The CSD97370AQ5M has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 20 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.







Figure 20. Recommended PCB Layout (Top Down View)



MECHANICAL DATA




M0201-01

DIM		MILLIMETERS		INCHES				
DIM	Min	Nom	Max	Min	Nom	Max		
Α	1.400	1.45	1.50	0.057	0.059	0.061		
A1	0.000	0.000	0.050	0.000	0.000	0.002		
b	0.200	0.250	0.320	0.008	0.010	0.013		
С	0.150	0.200	0.250	0.006	0.008	0.010		
c1	0.150	0.200	0.250	0.006	0.008	0.010		
c2	0.200	0.250	0.300	0.008	0.010	0.012		
D1	5.900	6.000	6.100	0.232	0.236	0.240		
D2	5.379	5.479	5.579	0.212	0.216	0.220		
E	5.900	6.000	6.100	0.232	0.236	0.240		
E1	4.900	5.000	5.100	0.193	0.197	0.201		
E2	3.140	3.240	3.340	0.124	0.128	0.132		
е		0.500 TYP			0.020 TYP			
h	1.150	1.250	1.350	0.045	0.049	0.053		
K		0.380 TYP						
L	0.400	0.500	0.600	0.016	0.020	0.024		
θ	0.00	_	_	0.00	_	_		




Land Pattern Recommendation



NOTE: Dimensions are in mm (inches).

Stencil Recommendation



NOTE: Dimensions are in mm (inches).



REVISION HISTORY

Changes from Original (September 2011) to Revision A Changed the PWM section From: to accommodate both 3.3V and 5V logic controllers To: to accommodate 5V logic controllers			
•		:	
	controllers	6	



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD97370AQ5M	ACTIVE	LSON-CLIP	DQP	22	2500	RoHS-Exempt & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 150	97370AM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Mar-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD97370AQ5M	LSON- CLIP	DQP	22	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1

www.ti.com 19-Mar-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD97370AQ5M	LSON-CLIP	DQP	22	2500	367.0	367.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.



DQP (R-PSON-N22)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211024-3/H 08/15

NOTE: All linear dimensions are in millimeters



DQP (R-PSON-N22)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司