transphorm

TP65H050WS

650V Cascode GaN FET in TO-247 (source tab)

Preliminary Datasheet

Description

The TP65H050WS 650V, $50m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.


Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

Related Literature

- AN0009: Recommended External Circuitry for GaN FETs
- AN0003: Printed Circuit Board Layout and Probing
- AN0010: Paralleling GaN FETs

Ordering Information

Part Number	Package	Package Configuration
TP65H050WS	3 Lead TO-247	Source



Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications

V _{DSS} (V)	650
V _{(TR)DSS} (V)	800
$R_{DS(on)eff}(m\Omega)$ max*	60
Q _{RR} (nC) typ	125
Q _G (nC) typ	16

* Dynamic on-resistance; see Figures 18and 19

Common Topology Power RecommendationsCCM bridgeless totem-pole*3087W max

6 1	
Hard-switched inverter**	3672W max
Conditional F - 4Ekklar T - 14E80 T	-00% Cuineulater between

Conditions: F_{SW} =45kHz; T_J =115 °C; $T_{HEATSINK}$ =90 °C; insulator between device and heatsink (6 mil Sil-Pad® K-10); power de-rates at lower voltages with constant current

* VIN=230VAC: VOUT=390VDC

** VIN=380VDC; VOUT=240VAC

Absolute Maximum Ratings (Tc=25°C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V _{DSS}	Drain to source voltage $(T_J = -$	55°C to 150°C)	650	
V _{(TR)DSS}	Transient drain to source volta	age ^a	800	V
V _{GSS}	Gate to source voltage		±20	
P _D Maximum power dissipation @T _c =25°C		119	W	
	Continuous drain current @Tc=25°		34	А
ID	Continuous drain current @Tc	=100°C ^b	22	А
I _{DM}	I _{DM} Pulsed drain current (pulse width: 10μs) (di/dt) _{RDMC} Reverse diode di/dt, repetitive c (di/dt) _{RDMT} Reverse diode di/dt, transient d		150	А
(di/dt) _{RDMC}			1600	A/µs
(di/dt) _{RDMT}			3000	A/µs
Tc	Operating temperature	Case	-55 to +150	°C
ΤJ	 Operating temperature 	Junction	-55 to +150	°C
Ts	Storage temperature	orage temperature		°C
T _{SOLD}	Soldering peak temperature ^e		260	°C

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <1 μ s

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Continuous switching operation


d. \leq 300 pulses per second for a total duration \leq 20 minutes

e. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	bol Parameter		Unit
R _{0JC} Junction-to-case		1.05	°C/W
R _{0JA} Junction-to-ambient		40	°C/W

Circuit Implementation



Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (OV, 12V) with $R_{G(tot)}$ = 30 Ω , where $R_{G(tot)}$ = R_{G} + R_{DRIVER}

$[10nE + 80] \times 2$ 100nE + 100	Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC_{SN}) ^{b, c}
	[10nF + 8Ω] x 2	100pF + 10Ω

Notes:

a. RC_{DCL} should be placed as close as possible to the drain pin

b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)

c. I_{RDM} values can be increased by increasing R_G and C_{SN}

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward	Device Characteristics	4	I	1	8	1	
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA	
D		_	50	60	mΩ	V _{GS} =10V, I _D =22A	
$R_{DS(on)eff}$	Drain-source on-resistance ^a	_	105	_		V _{GS} =10V, I _D =22A, T _J =150°C	
		_	4	40		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	15	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
1	Coto to pourse forward lookade ourset	-	-	100	6	V _{GS} =20V	
I _{GSS}	Gate-to-source forward leakage current	_	_	-100	nA	V _{GS} =-20V	
CISS	Input capacitance	_	1000	_			
Coss	Output capacitance	_	130	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
C _{RSS}	Reverse transfer capacitance	_	7	_			
$C_{O(er)}$	Output capacitance, energy related ^b	_	190	_	ъE	V_{GS} =0V, V_{DS} =0V to 400V	
C _{O(tr)}	Output capacitance, time related °	_	310	_	pF		
Q_{G}	Total gate charge	_	16	24		V_{DS} =400V, V_{GS} =0V to 10V, I_D =22A	
Q _{GS}	Gate-source charge	_	6	_	nC		
Q_{GD}	Gate-drain charge	_	5	_			
Qoss	Output charge	_	126	_	nC	V_{GS} =0V, V_{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	50	_			
t _R	Rise time	_	11	_	ns	V_{DS} =480V, V_{GS} =0V to 10V,	
$t_{\text{D(off)}}$	Turn-off delay	_	51	_		I _D =22A	
t _F	Fall time	_	8.6	_]		

Notes:

a.

Dynamic on-resistance; see Figures 18 and 19 for test circuit and conditions Equivalent capacitance to give same stored energy as V_{DS} rises from OV to 400V b.

Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V c.

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol Parameter		Min	Тур	Max	Unit	Test Conditions
Reverse Dev	ice Characteristics					
ls	Reverse current	_	_	22	A	V_{GS} =0V, T _C =100°C, ≤25% duty cycle
V _{SD}	Reverse voltage ^a	_	2.2	2.6	v	V _{GS} =0V, I _S =22A
VSD		_	1.6	1.9		V _{GS} =0V, I _S =11A
t _{RR}	Reverse recovery time	_	54	_	ns	
Q_{RR}	Reverse recovery charge	_	126	_	nC	I _S =22A, V _{DD} =400V
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1600	A/µs	
I _{RDMC1} Reverse diode switching current, repetitive (dc) ^{c, e}		_	-	24	A	Circuit implementation and parameters on page 3
I _{RDMC2}	Reverse diode switching current, repeti- tive (ac) ^{c, e}	_	_	28	A	Circuit implementation and parameters on page 3
(di/dt) _{RDMT}	(di/dt) _{RDMT} Reverse diode di/dt, transient ^d – – 3000		A/µs			
I _{RDMT} Reverse diode switching current, transi- ent ^{d,e}		_	-	36	A	Circuit implementation and parameters on page 3

Notes:

a. Includes dynamic $R_{DS(on)}$ effect


b. Continuous switching operation

c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency


d. \leq 300 pulses per second for a total duration \leq 20 minutes


e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3


Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)

























Typical Characteristics (Tc=25 °C unless otherwise stated)











Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 9. Power Dissipation








Figure 10. Current Derating Pulse width ≤ 10µs









Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 13. Transient Thermal Resistance

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit

 \mathbf{R}_{SNS}

DUT

VDS

Ŧ




Figure 15. Switching Time Waveform






Figure 17. Diode Recovery Waveform







Vgs

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See ANOOO3: Printed Circuit Board Layout and Probing	I


GaN Design Resources

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-247 Package



Revision History

Version	Date	Change(s)
0	12/6/2017	Initial
10	3/15/2018	Added Tranisent Rth, SOA, and Current Derating Plots