BVA303B

DIGITAL VARIABLE GAIN AMPLIFIER

30-4000 MHz

Preliminary Datasheet

Product Description

The BVA303B is a digitally controlled variable gain amplifier (DVGA) is featuring high linearity using the voltage 3V supply with a broadband frequency range of 30 to 4000 MHz.

The BVA303B integrates a high performance digital step attenuator and a high linearity, broadband gain block.
using the small package(4x4mm QFN package) and operating V_{DD} 3V voltage. and designed for use in 3G/4G wireless infrastructure and other high performance RF applications.

Both stages are internally matched to 50 Ohms and It is easy to use with no external matching components required.

A serial output port enables cascading with other serial controlled devices.

An integrated digital control interface supports both serial and parallel programming of the attenuation,
including the capability to program an initial attenuation state at power-up.
Covering a 31.5 dB attenuation range in 0.5 dB steps.

The BVA303B is targeted for use in wireless infrastructure, point-to-point, or can be used for any general purpose wireless application.

Figure 1. Functional Block Diagram



Figure 2. Package Type

24-lead 4x4 mm QFN

Device Features

- Small 24-Pin 4 x 4 mm QFN Package
- Integrate DSA to Amp Functionality
- Wide Power supply range of +2.7 to +5.5V(DSA)
- Single Fixed +3V supply(Amp)
- 30-4000MHz Broadband Performance
- 20.2dB Gain at 2.14GHz
- 2.9dB Noise Figure at max gain setting at 2.14GHz
- 15.6dBm P1dB at 2.14GHz
- 29.1dBm OIP3 at 2.14GHz
- No matching circuit needed
- Attenuation: 0.5 dB steps to 31.5 dB
- Safe attenuation state transitions
- Monotonicity: 0.5 dB up to 4 GHz
- High attenuation accuracy (DSA to Amp)
  ±(0.15 + 5% x Atten) @ 2.14 GHz
- 1.8V control logic compatible
- Programming modes
  - Direct Parallel
  - Latched Parallel
  - Serial
- Unique power-up state selection

Application

- 3G/4G Wireless infrastructure and other high performance RF application
- Microwave and Satellite Radio
- General purpose Wireless

Table 1. Electrical Specifications[1]

Parameter		Condition	Min	Typ	Max	Unit
Operational Frequency Range			30		4000	MHz
Gain[2]		Attenuation = 0dB, at 1900MHz	20	21	22	dB
Attenuation Control range		0.5dB Step		31.5		dB
Attenuation Step				0.5		dB
Attenuation Accuracy	30MHz — 1GHz	Any bit or bit combination			±(0.15 + 3% of atten setting)	dB
	>1GHz — 2.2GHz				±(0.15 + 5% of atten setting)	
	>2.2GHz — 3GHz				±(0.15 + 8% of atten setting)	
	>3GHz — 4GHz				±(0.15 + 11% of atten setting)	
Return loss	1GHz — 2.2GHz	Attenuation = 0dB	15	22		dB
(input or output port)	>2.2GHz — 4GHz		10	16		
Output Power for 1dB Compression		Attenuation = 0dB , at 1900MHz		16.0		dBm
Output Third Order Intercept Point[3]		Attenuation = 0dB, at 1900MHz		29.8		dBm
		two tones at an output of 0 dBm per tone separated by 1 MHz.				
Noise Figure		Attenuation = 0dB, at 1900MHz		2.7		dB
Switching time		50% CTRL to 90% or 10% RF		500	800	ns
Supply voltage		DSA	2.7		5.5	V
		AMP		3		V
Supply Current			48	55	62	mA
Control Interface		Serial / parallel mode		6		Bit
Control Voltage		Digital input high	1.17		3.6	V
		Digital input low	-0.3		0.6	V
Impedance				50		Ω

[1] Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+3V, measure on Evaluation Board (DSA to AMP)

[2] Gain data has PCB & Connectors insertion loss de-embedded

[3] OIP3 _ measured with two tones at an output of 0 dBm per tone separated by 1 MHz.

Table 2. Typical RF Performance[1]

Parameter	Frequency					Unit
	70	900	1900	2140	2650	MHz
Gain[4]	27.6	25.0	21.0	20.2	18.1	dB
S11	-22.4	-22.3	-18.2	-16.9	-17.1	dB
S22	-13.9	-9.3	-13.7	-12.7	-11.0	dB
OIP3[2]	31.3	31.4	29.8	29.1	27.3	dBm
P1dB	17.1	17.6	16.0	15.6	14.5	dBm
Noise Figure	2.4	2.5	2.7	2.9	3.1	dB

[1] Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+3V,50 Ω system. measure on Evaluation Board. (DSA to AMP)

[2] 70MHz measured with application circuit refer to table 15.

[3] Gain data has PCB & Connectors insertion loss de-embedded.

[4] OIP3 _ measured with two tones at an output of 0 dBm per tone separated by 1 MHz.

Table 3. Absolute Maximum Ratings

Parameter	Condition	Min	Typ	Max	Unit
Supply Voltage(VDD)	Amp/DSA			3.6/5.5	V
Supply Current	Amp		110		mA
Digital input voltage		-0.3		3.6	V
Maximum input power	Amp/DSA			+12/+30	dBm
Operating Temperature	Amp/DSA	-40		85/105	℃
Storage Temperature		-55		150	℃
Junction Temperature			150		℃

Operation of this device above any of these parameters may result in permanent damage.

Figure 3. Pin Configuration(Top View)



Table 4. Pin Description

Pin	Pin name	Description
1,5,7,9,17,18	GND	Ground, These pins must be connected to ground
2	D1	Parallel Control Voltage Inputs, Attenuation control bit 1dB
3	D0	Parallel Control Voltage Inputs, Attenuation control bit 0.5dB
4	D5	Parallel Control Voltage Inputs, Attenuation control bit 16dB
6	AMPOUT	RF Gain block Amplifier output Port
8	AMPIN	RF Gain block Amplifier input Port
10	RF1[1]	RF1 port (Digital Step Attenuator RF Input) This pin can also be used as an output because the design is bidirectional. RF1 is dc-coupled and matched to 50 Ω
11	SERIN	Serial interface data input
12	Clock	Serial interface clock input
13	LE	Latch Enable input
14	PUP1	Power-Up State Selection Bits. These pins set the attenuation value at power-up (see Table 11). There is no internal pull-up or pull- down resistor on these pins; therefore, they must always be kept at a valid logic level (V_{CTL1} or V_{CTL2}) and not be left floating
15	PUP2	
16	VDD	DSA Power Supply (nominal 3.3V)
19	VSS/GND[2]	External V_{SS} negative voltage control or ground Do not want to use negative voltage supply, These pins must be connected to ground (GND, Default setting is GND)
20	P/S	Parallel/Serial Mode Select. For parallel mode operation, set this pin to low. For serial mode operation, set this pin to High.
21	RF2[1]	RF2 port (Attenuator RF Output.) This pin can also be used as an input because the design is bidirectional. RF2 is dc-coupled and matched to 50 Ω.
22	D4	Parallel Control Voltage Inputs, Attenuation control bit 8dB
23	D3	Parallel Control Voltage Inputs, Attenuation control bit 4dB
24	D2	Parallel Control Voltage Inputs, Attenuation control bit 2dB
EXPOSE PAD	GND	Exposed pad: The exposed pad must be connected to ground for proper operation

Note: 1. RF pins 10 and 21 must be at 0V DC. The RF pins do not require DC blocking capacitors for proper Operation if the 0V DC requirement is met
2. Connect VssEXT (pin 19, VssEXT = GND) to enable internal negative voltage generator

Programming Options

BVA303B can be programmed using either the parallel or serial interface, which is selectable via P/S pin(Pin20).
Serial mode is selected by floating P/S or pulling it to a voltage logic LOW and parallel mode is selected by setting P/S to logic low

Serial Control Mode

The serial interface is a 6 bit shift register to shift in the data MSB (D5) first. When serial programming is used, all the parallel control input pins (2,3,4,22,23,24) **must** be grounded.
It is controlled by three CMOS-compatible signals: SERIN, Clock, and Latch Enable (LE).

Table 5. 6-Bit Serial Word Sequence

D5	Attenuation 16dB Control Bit
D4	Attenuation 8dB Control Bit
D3	Attenuation 4dB Control Bit
D2	Attenuation 2dB Control Bit
D1	Attenuation 1dB Control Bit
D0	Attenuation 0.5dB Control Bit

Figure 4. Serial Mode Resister Timing Diagram



The BVA303B has a 3-wire serial peripheral interface (SPI): serial data input (Data), clock (CLK), and latch enable (LE). The serial control interface is activated when P/S is set to HIGH.
In serial mode, the 6-bit Data is clocked MSB first on the rising CLK edges into the shift register and then LE must be toggled High to latch the new attenuation state into the device. LE must be set to low to clock new 6-bit data into the shift register because CLK is masked to prevent the attenuator value from changing if LE is kept High (see Figure 4 and Table 8).

Table 6. Mode Selection

P/S	Control Mode
LOW	Parallel
HIGH	Serial

Table 7. Serial Interface Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
fClk	Serial data clock frequency			10	MHz
t_{SCK}	Minimum serial period	70			
t_{SS}	Serial Data setup time	10			
t_{SH}	Serial Data hold time	10			
t_{LN}	LE setup time	10			
t_{LEW}	Minimum LE pulse width	30			
t_{LES}	Minimum LE pulse spacing		600		

Table 8. Truth Table for Serial Control Word

Digital Control Input						Attenuation
D5 (MSB)	D4	D3	D2	D1	D0 (LSB)	(dB)
LOW	LOW	LOW	LOW	LOW	LOW	0 (Reference)
LOW	LOW	LOW	LOW	LOW	HIGH	0.5
LOW	LOW	LOW	LOW	HIGH	LOW	1
LOW	LOW	LOW	HIGH	LOW	LOW	2
LOW	LOW	HIGH	LOW	LOW	LOW	4
LOW	HIGH	LOW	LOW	LOW	LOW	8
HIGH	LOW	LOW	LOW	LOW	LOW	16
HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	31.5

Parallel Control Mode

The BVA303B has six digital control inputs, D0 (LSB) to D5 (MSB), to select the desired attenuation state in parallel mode, as shown in Table 9. The parallel control interface is activated when P/S is set to low. There are two modes of parallel operation: direct parallel and latched parallel

Direct Parallel Mode

The LE pin must be kept LOW. The attenuation state is changed by the control voltage inputs (D0 to D5) directly. This mode is ideal for manual control of the attenuator. In this mode the device will immediately react to any voltage changes to the parallel control pins [pins 2, 3, 4, 22,23, 24]. Use direct parallel mode for the fastest settling time.

Latched Parallel Mode

The LE pin must be kept low when changing the control voltage inputs (D0 to D5) to set the attenuation state. When the desired state is set, LE must be toggled LOW to transfer the 6-bit data to the bypass switches of the attenuator array, and then toggled low to latch the change into the device until the next desired attenuation change (see Figure 5 and Table 9).

Figure 5. Latched Parallel Mode Timing Diagram



Table 9. Truth Table for the Parallel Control Word

D0	D1	D2	D3	D4	D5	P/S	LE	Attenuation State
LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	Reference Loss
HIGH	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	0.5dB
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	HIGH	1dB
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	HIGH	2dB
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	HIGH	4dB
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	HIGH	8dB
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	HIGH	16dB
HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	LOW	HIGH	31.5dB

Table 10. Parallel Interface Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
t_{LEW}	Minimum LE pulse width	10			ns
t_{PH}	Data hold time from LE	10			ns
t_{PS}	Data setup time to LE	10			ns

Power-UP Interface

The BVA303B uses the PUP1 and PUP2 control voltage inputs to set the attenuation value to a known value at power-up before the initial control data word is provided in either serial or parallel mode. When the attenuator powers up with LE set to low, the state of PUP1 and PUP2 determines the power-up state of the device per the truth table shown in Table 11. The attenuator latches in the desired power-up state approximately 200 ms after power-up.

Table 11. PUP Truth Table

Attenuation state	P/S	LE	PUP1	PUP2
31.5 dB	LOW	LOW	HIGH	HIGH
16 dB	LOW	LOW	HIGH	LOW
8 dB	LOW	LOW	LOW	HIGH
Reference Loss	LOW	LOW	LOW	LOW
Defined by C0.5-C16	LOW	HIGH	Don't Care	Don't Care

Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:500~4000MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 13

Table 12. Typical RF Performance(500~4000MHz)

parameter	Frequency					Unit
	500	900	1900	2140	2650	MHz
Gain[1]	25.3	25.0	21.0	20.2	18.1	dB
S11	-12.4	-22.3	-18.2	-16.9	-17.1	dB
S22	-7.0	-9.3	-13.7	-12.7	-11.0	dB
OIP3[2]	30.8	31.4	29.8	29.1	27.3	dBm
P1dB	17.9	17.6	16.0	15.6	14.5	dBm
N.F	2.5	2.5	2.7	2.9	3.1	dB

[1] Gain data has PCB & Connectors insertion loss de-embedded
[2] OIP3 _ measured with two tones at an output of 0 dBm per tone separated by 1 MHz.

Table 13. 500~4000MHz RF Application Circuit



Application Circuit Values	Freq.	RF Circuit
		500MHz ~ 4000MHz
	C6/C4	20pF
	L1(1005 Chip Ind)	22nH

Figure 6. Gain vs. Frequency
over Temperature (Max Gain State)



Figure 7. Gain vs. Frequency
over Major Attenuation States



Figure 8. Input Return Loss vs. Frequency
over Major Attenuation States



Figure 9. Input Return Loss vs. Frequency
over Temperature (Min[1],Max Gain State)



* [1]Min Gain was measured in the state is set with attenuation 31.5dB.

Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:500~4000MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 13

Figure 10. Output Return Loss vs. Frequency
over Major Attenuation States



Figure 11. Output Return Loss vs. Frequency
over Temperature (Min[1], Max Gain State)



* [1]Min Gain was measured in the state is set with attenuation 31.5dB.

Figure 12. OIP3 vs. Frequency
Over Temperature (Max Gain State)



Figure 13. OIP3 vs. Frequency
Over Temperature (15.5dB Atteuation State)



Figure 14. P1dB vs. Frequency
Over Temperature (Max Gain State)



Figure 15. Noise Figure vs. Frequency
Over Temperature (Max Gain State)



Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:500~4000MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 13

Figure 16. Attenuation Error vs Frequency
over Major Attenuation Steps



Figure 17. Attenuation Error vs Attenuation Setting
over Major Frequency (Max Gain State)



Figure 18. 0.5dB Step Attenuation vs Attenuation Setting
over Major Frequency (Max Gain State)



Figure 19. Attenuation Error at 900MHz vs Temperature
Over All Attenuation States



Figure 20. Attenuation Error at 1.9GHz vs Temperature
Over All Attenuation States



Figure 21. Attenuation Error at 2.14GHz vs Temperature
Over All Attenuation States



Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:500~4000MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 13

Figure 22. Attenuation Error at 2.65GHz vs Temperature
Over All Attenuation States



Figure 23. Attenuation Error at 3.9GHz vs Temperature
Over All Attenuation States



Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:30~500MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 15

Table 14. Typical RF Performance(30~500MHz)

parameter	Frequency		Unit
	70	200	MHz
Gain[1]	27.6	27	dB
S11	-22.4	-35.8	dB
S22	-13.9	-13.8	dB
OIP3[2]	31.3	31.0	dBm
P1dB	17.1	17.5	dBm
N.F	2.4	2.6	dB

[1] Gain data has PCB & Connectors insertion loss de-embedded
[2] OIP3 _ measured with two tones at an output of 0 dBm per tone separated by 1 MHz.

Table 15. 30~500MHz IF Application Circuit



Application Circuit Values	Freq.	IF Circuit
		30MHz ~ 500MHz
	C6/C4	2nF
	L1(1005 Chip Ind)	820nH

Figure 24. Gain vs. Frequency
over Temperature



Figure 25. Gain vs. Frequency
over Major Attenuation States



Figure 26. Input Return Loss vs. Frequency
over Major Attenuation States



Figure 27. Input Return Loss vs. Frequency
over Temperature (Min,Max Gain State)



Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:30~500MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 15

Figure 28. Output Return Loss vs. Frequency
over Major Attenuation States



Figure 29. Output Return Loss vs. Frequency
over Temperature (Min[1], Max Gain State)



* [1]Min Gain was measured in the state is set with attenuation 31.5dB.

Figure 30. OIP3 vs. Frequency
Over Temperature (Max Gain State)



Figure 31. OIP3 vs. Frequency
Over Temperature (15.5dB Atteuation State)



Figure 32. P1dB vs. Frequency
Over Temperature (Max Gain State)



Figure 33. Noise Figure vs. Frequency
Over Temperature (Max Gain State)



Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:30~500MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 15

Figure 34. Attenuation Error vs Frequency
over Major Attenuation Steps



Figure 35. Attenuation Error vs Attenuation Setting
over Major Frequency (Max Gain State)



Figure 36. 0.5dB Step Attenuation vs Attenuation Setting
over Major Frequency



Figure 37. Attenuation Error at 30MHz vs Temperature
Over All Attenuation States



Figure 38. Attenuation Error at 70MHz vs Temperature
Over All Attenuation States



Figure 39. Attenuation Error at 100MHz vs Temperature
Over All Attenuation States



Typical RF Performance Plot - BVA303B EVK - PCB (Application Circuit:30~500MHz)

Typical Performance Data @ 25°and VDD = 3V unless otherwise noted and Application Circuit refer to Table 15

Figure 40. Attenuation Error at 200MHz vs Temperature
Over All Attenuation States



Figure 41. Attenuation Error at 300MHz vs Temperature
Over All Attenuation States



Figure 42. Attenuation Error at 400MHz vs Temperature
Over All Attenuation States



Figure 43. Evaluation Board Schematic



Figure 44. Evaluation Board PCB



Table 16. Application Circuit

Application Circuit Values Example		
Freq.	IF Circuit 30~500MHz	RF Circuit 500MHz ~ 4GHz
C6/C4	2nF	20pF
L1(1005 Chip Ind)	820nH	22nH

Table 17. Bill of Material - Evaluation Board

No.	Ref Des	Part Qty	Part Number	REMARK
1	C4,C6	2	CAP 0402 20pF J 50V	IF circuit refer to table 16
2	C2	1	CAP 0402 1000pF J 50V	
3	C1	1	TANTAL 3216 10UF 16V	
4	C22	1	TANTAL 3216 0.1uF 35V	
5	L1	1	IND 1608 22nH	IF circuit refer to table 16
6	C3	1	CAP 0402 100pF J 50V	
7	R1,R2	2	RES 1005 J 10K	
8	R3,R4,R5,R7	3	RES 1608 J 0ohm	
9	J1	1	Receptacle connector	
10	U1	1	QFN4X4_24L_BVA303B	
11	J2,J3	2	SMA_END_LAUNCH	

Notice: Evaluation Board for Marketing Release was set to 500MHz to 4GHz application circuit (Refer to Table 13)

Figure 45. Application Circuit schematic*
(Use only Serial mode)



* notice. The serial mode PUP state of this Figure 45. is setting in Reference Loss (Refer to Table 11.) and each combinations of C0.5-C16 are shown in the Table 8. Truth Table.

Figure 46. Package Outline Dimension





NOTES :

1. DIMENSION AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. CONTROLLING DIMENSIONS : MILLIMETER. CONVERTED INCH DIMENSION ARE NOT NECESSARILY EXACT.
3. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM. FROM TERMINAL TIP.

SYMBOL	COMMON					
	DIMENSIONS MILLIMETER			DIMENSIONS INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	SEE VARIATION "A"					
A3	0.203 REF			0.008 REF		
b	0.20	0.25	0.30	0.008	0.010	0.012
D	3.925	4.00	4.075	0.154	0.157	0.160
D2	2.30	2.40	2.50	0.090	0.094	0.098
E	3.925	4.00	4.075	0.154	0.157	0.160
E2	2.30	2.40	2.50	0.090	0.094	0.098
e	0.500 BSC			0.020 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017

SYMBOL	VARIATION "A"					
	DIMENSIONS MILLIMETER			DIMENSIONS INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
QFN	0.85	0.90	0.95	0.033	0.035	0.037
TQFN	0.70	0.75	0.80	0.027	0.029	0.031

Figure 47. Evaluation Board PCB Layer Information



Figure 48. Recommend Land Pattern



Figure 49. Tape & Reel



Packaging information:	
Tape Width	12mm
Reel Size	7”
Device Cavity Pitch	8mm
Devices Per Reel	1K

Figure 50. Package Marking

Marking information:	
BVA303B	Device Name
YY	Year
WW	Work Week
XX	LOT Number

Lead plating finish

100% Tin Matte finish

MSL / ESD Rating

ESD Rating:	Class 1C
Value:	Passes ≤ 2000V
Test:	Human Body Model(HBM)
Standard:	JEDEC Standard JESD22-A114B
MSL Rating:	**Level 1 at +265°C convection reflow**
Standard:	JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling this device.

NATO CAGE code:

2	N	9	6	F