




- ▼ Simple Drive Requirement
- ▼ Small Package Outline
- ▼ Surface Mount Device
- ▼ RoHS Compliant & Halogen-Free




$BV_{DSS}$	60V
$R_{DS(ON)}$	$2\Omega$
$I_D^3$	450mA

### Description

AP6N2K0E series are from Advanced Power innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The SOT-23S package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.



### Absolute Maximum Ratings @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	60	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_A=25^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS}$ @ 10V	450	mA
$I_D @ T_A=70^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS}$ @ 10V	360	mA
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	950	mA
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation <sup>3</sup>	0.7	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

### Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	180	$^\circ\text{C}/\text{W}$



# AP6N2K0EN

## Electrical Characteristics @T<sub>j</sub>=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	60	-	-	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =450mA	-	-	2	Ω
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =200mA	-	-	4	Ω
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1	-	3	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =10V, I <sub>D</sub> =450mA	-	0.85	-	S
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =48V, V <sub>GS</sub> =0V	-	-	25	uA
I <sub>GSS</sub>	Gate-Source Leakage	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±30	uA
Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> =450mA	-	1.8	2.9	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =30V	-	0.4	-	nC
Q <sub>gd</sub>	Gate-Drain ("Miller") Charge	V <sub>GS</sub> =10V	-	0.3	-	nC
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DS</sub> =30V	-	6	-	ns
t <sub>r</sub>	Rise Time	I <sub>D</sub> =450mA	-	6	-	ns
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =3.3Ω	-	12	-	ns
t <sub>f</sub>	Fall Time	V <sub>GS</sub> =10V	-	6	-	ns
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V	-	42	67.2	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =25V	-	11	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	7	-	pF

## Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V <sub>SD</sub>	Forward On Voltage <sup>2</sup>	I <sub>S</sub> =450mA, V <sub>GS</sub> =0V	-	-	1.3	V

### Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board, t ≤ 10sec ; 400°C/W when mounted on min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Normalized BVDSS v.s. Junction Temperature




Fig 10. Total Power Dissipation




Fig 11. Gate Charge Waveform




Fig 12. Switching Time Waveform



**MARKING INFORMATION**

