
TOSHIBA



TOSHIBA CORPORATION

Semiconductor Company

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a temporary substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

- 1. Part number
 - Example: TMPxxxxxF TMPxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

2. Package code and dimensions

Previous Part Number (in Body Text)	Previous Package Code (in Body Text)	New Part Number	New Package Code	OTP
TMP87PS68DF	LQFP80-P-1212-0.50A	TMP87PS68DFG	LQFP80-P-1212-0.50F	—

*: For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device

Lead solderability of Pb-free devices (with the G suffix)

Test	Test Conditions	Remark
Solderability	 (1) Use of Lead (Pb) solder bath temperature = 230°C dipping time = 5 seconds the number of times = once use of R-type flux (2) Use of Lead (Pb)-Free solder bath temperature = 245°C dipping time = 5 seconds the number of times = once use of R-type flux 	Leads with over 95% solder coverage till lead forming are acceptable.

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

20070701-EN

The information contained herein is subject to change without notice.
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide to Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.


5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

Package Dimensions

LQFP80-P-1212-0.50F




CMOS 8-Bit Microcontroller

TMP87PS68DF

The 87PS68 is a One-Time PROM microcontroller with low-power 480 K bits electrically programmable read only memory for the 87CS68 system evaluation. The 87PS68 is pin compatible with the 87CS68. The operations possible with the 87CS68 can be performed by writing programs to PROM. The 87PS68 can write and verify in the same way as the TC571000D using an adaptor socket BM11105 and an EPROM programmer.

	Part No.	OTP	RAM	Package	OTP Adapter	
	TMP87PS68F	61184 bytes (60 Kbyte-256 byte)	2 K × 8-bit	P-LQFP80-1212-0.50A	BM11105	
		(60 Kbyte-256 byte)		P-LQFP80-12		87PS68F
For a dis	sussion of how the	reliability of microc	ontrollers can be	e predicted, please refer	to Section 1.3 of th	980910EBP
entitled (TOSHIBA devices in	Quality and Reliabil is continually work general can malfu	ity Assurance/Handli king to improve the unction or fail due to	ng Precautions. quality and the their inherent	reliability of its products electrical sensitivity and v roducts, to observe stand duct could cause loss of	. Nevertheless, semi ulperability to physi	conductor

situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook. The products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is subject to change without notice.



Pin Function

The 87PS68 has two modes: MCU and PROM.

- (1) MCU mode In this mode, the 87PS68 is pin compatible with the 87CS68 (fix the TEST pin at low level.)
- (2) PROM mode

Pin Name (PROM mode)	Input/Output	Functions	Pin Name (MCU mode)
A16			P70
A15 to A8	Input	PROM address inputs	P47 to P40
A7 to A0			P87 to P80
D7 to D0	I/O	PROM data input/outputs	P07 to P00
CE		Chip enable signal input (active low)	P13
ŌĒ	Input	Output enable signal input (active low)	P14
PGM		Program mode signal input	P15
VPP		+ 12.75 V/5 V (Program supply voltage)	TEST
vcc	Power supply	+6.25V75V	VDD
GND			VSS
P36 to P30			
P54 to P50			
P67 to P60	$\overline{\Omega}$	Pull-up with resistance for input proc	essing.
P77 to P72	$\bigcirc \bigcirc \bigcirc \bigcirc$		
P11	-1/0		
P21		PROM mode setting pin. Be fixed at hi	gh level.
P71	\sim		
P17, P16, P12, P10 P22, P20	J 1		
RESET		PROM mode setting pin. Be fixed at low level.	
	Input		
TUOX	Qutput	Connect an 8MHz oscillator to stabilize the internal sta	ite.
VAREF			
VASS	Power supply	0 V (GND)	

Operational Description

The following explains the 87PS68 hardware configuration and operation. The configuration and functions of the 87PS68 are the same as 87CS68, except in that a one-time PROM is used instead of an on-chip mask ROM.

The 87PS68 is placed in the *single-clock* mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2). XTEN] instruction at the beginning of the program.

1. Operating Mode

The 87PS68 has two modes: MCU and PROM.


1.1 MCU Mode

The MCU mode is activated by fixing the TEST / VPP pin at low level. In the MCU mode, operation is the same as with the 87CS68 (the TEST / VPP pin cannot be used open because it has no built-in pull-down resistance).

1.1.1 Program Memory

The 87PS68 has a 60K \times 8-bit (addresses 1100_H-FFFF_H in the MCU mode, addresses 11100_H-1FFFF_H in the PROM mode) of program memory (OTP).

When the 87PS68 is used as a system evaluation of the 87CS68, the data is written to the program storage area shown in Figure 1-1.



Note : Either write the data FF_H to the unused area or set the PROM programmer to access only the program storage area.


1.1.2 Data Memory

The 87PS68 has an on-chip $2K \times 8$ -bit data memory (static RAM).

1.1.3 Input/Output Circuitry

(1) Control pins


The control pins of the 87PS68 are the same as 87CS68 except that the TEST pin has no built-in pulldown resistance.



1.2 PROM Mode

The PROM mode is activated by setting the TEST, RESET pin and the ports P17 to P10, P22 to P20 and P71, as shown in Figure 1-3. The PROM mode is used to write and verify programs with a general-purpose PROM programmer.

Note: The high-speed programming mode can be used for program operation. The 87PS68 is not supported an electric signature mode, so the ROM type must be set to TC571000D. (The settings may differ depending on the type of PROM programmer is use. Refer to the PROM programmer operation manual.



TOSHIBA

1.2.1 Programming Flowchart (High-speed Programming Mode)

The high-speed programming mode is achieved by applying the program voltage (+ 12.75 V) to the VPP pin when Vcc = 6.25 V. After the address and input data are stable, the data is programmed by applying a single 0.1ms program pulse to the PGM input. The programmed data is verified. If incorrect, another 0.1 ms program pulse is applied. This process should be repeated (up to 25 times) until the program operates correctly. After that, change the address and input data, and program as before. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5 V.




Figure 1-4. Flow Chart of High-speed Programming

TOSHIBA

1.2.2 Writing Method for General-purpose PROM Program

- (1) Adapters BM11105 : TMP87PS68DF
- (2) Adapter setting Switch (SW1) is set to side N.
- (3) PROM programmer specifying
 - i) PROM type is specified to TC571000D. Writing voltage: 12.75 V (high-speed program mode).
 - ii) Data transfer (copy) (note 1) In the TMP87PS68, EPROM is within the addresses 11100_H to 1FFFF_H. Data is required to be transferred (copied) to the addresses where it is possible to write. The program area in MCU mode and PROM mode is referred to "Program memory area" in Figure 1-1.

Ex. In the block transfer (copy) mode, executed as below. ROM capacity of 60KB : transferred addresses 01100_H to 0FFFF_H to addresses 11100 to 1FFF_H

- iii) Writing address is specified. (note 1) Start address : 11100_H End address : 1FFF_H
- (4) Writing


Writing/Verifying is required to be executed in accordance with PROM programmer operating procedure.

- Note 1: The specifying method is referred to the PROM programmer description. Either write the data FF_H to the unused area or set the PROM programmer to access only the program storage area.
- Note 2: When MCU is set to an adapter or the adapter is set to PROM programmer, a position of pin 1 must be adjusted. If the setting is reversed, MCU, the adapter and PROM program is damaged.
- Note 3 : The TMP87PS68 does not support the electric signature mode (hereinafter referred to as "signature"). If the signature is used in PROM program, a device is damaged due to applying $12 V \pm 0.5 V$ to the address pin 9 (A9). The signature must not be used.

Input/Output Circuitry

(1) Control pins


The input / output circuitries of the 87PS68 control pins are shown below.



Note1: The TEST pin of the 87PS68 does not have a pull-down resistor. Be sure to fix the TEST pin to low in MCU mode.
 Note2: The 87PS68 is placed in the single-clock mode during reset. (NM1)

(2) Input/output ports

The input/output circuitries of the 87PS68 input/output ports are shown below.



Electrical Characteristics

(1) 87PS68

Absolute Maximum Ratin	gs	$(V_{SS} = 0 V)$	A		
Parameter	Symbol	Conditions	Ratings	Unit	
Supply Voltage	V _{DD}		– 0.3 to 6.5	V	
Input Voltage	V _{IN}) - 0.3 to V _{DD} + 0.3	V	
Output Voltage	V _{OUT}		– 0.3 to V _{DD} + 0.3	V	
	I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9	3.2		
Output Current (Per 1pin)	I _{OUT2}	Port P3	30	mA	
Output Current (Total)	ΣI_{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7, P8, P9	160		
Output Current (Total)	ΣI_{OUT2}	Port P3	120	mA	
Power Dissipation [Topr = 70°C]	PD	(0/5)	350	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 tø 125	°C	
Operating Temperature	Topr		- 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Parameter	Symbol	Pins	/ C	onditions		Min		Max	Unit
		$(\bigcirc \bigcirc)$	fc = 8 MHz /~	NORMAL1, 2 mode		4.5			
Supply Voltage V				DLE1, 2 mode		4.5			
		(7/	fc ≤4.2 MHz	NORMAL1, 2 mode					
	VpD	$\sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i$		IDLE1, 2 mode		27		5.5	V
			fs =	SLOW mode	2.7				
			32.768 kHz	SLEEP mode					
				STOP mode	2.0				
Input High Voltage		Except hysteresis input	V SAEV		$V_{DD} \times 0.70$		0		
		V _{IH2} Hysteresis input		V _{DD} ≧4.5 V		V _{DD} × 0.75		V _{DD}	v
\sim	V _{4H3}	.(7	V _I	_{DD} <4.5 V	$V_{DD} \times 0.90$		0		
	V _{IL1}	Except hysteresis input	V _{DD} ≧4.5 V				$V_{DD} \times 0.30$		
nput Low Voltage	$\mathcal{N}_{\rm IL2}$	Hysteresis input		DD≦4.3 V	0		$V_{DD} \times 0.25$	v	
	V _{IL3}	$\left(\left(\left(\right) \right) \right)$	V _I	_{DD} <4.5 V				V _{DD} x 0.10	
						fc	0.4	8.0	
	fc		V _{DD} = 4.5 to 5.5 V			fc/2	0.8	8.0	
Clock Frequency	IC	XIN, XOUT			ratio	fc/4	1.6	4 10	MHz
			V _{DD} = 2.7 to 5.5 V		fc/8 3.2		3.2	4.19	
	fs	XTIN, XTOUT				30.0		34.0	kHz

for the device are always adhered to. Note2: Clock frequency fc: The supply voltage range of the conditions shows the value in NORMAL1, 2 modes and IDLE 1,2 modes. Г

D.C. Chara	acterist	ics (V _{SS} = 0 V, Topr = - 30	to 70 °C)				
Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input),r	0.9	-	V
	I _{IN1}	TEST	(7)				
Input Current	I _{IN2}	Sink open drain port and tri-state port	V _{DD} = 5.5 V V _{IN} = 5.5 V 0 V	-	-	± 2	μA
	I _{IN3}	RESET, STOP					
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
input resistance	R _{IN}	P8 pull-up resistor		30	_70	150	N32
Output Leakage Current	I _{LO}	Sink open drain port and tri-state port	$V_{DD} = 5.5 V, V_{OUT} = 5.5 V$	5		> 2	μA
Output High Voltage	V _{OH2}	Tri-state port ($V_{\rm DD} = 4.5 V, I_{\rm OH} = -0.7 {\rm mA}$	4.1	\rightarrow	-	V
Output Low Voltage	V _{OL}	Except XOUT and P3	$V_{DD} = 4.5 V, I_{OL} = 1.6 mA$	$\underline{O}/$	A	0.4	V
Output Low Current	I _{OL3}	Port P3	$V_{DD} = 4.5 V, V_{OL} = 1.0 V$	G(/20	-	mA
Supply Current in NORMAL 1, 2 mode			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	\geq	9	12	
Supply Currnt in IDLE 1, 2 mode			fc = 8 MHz fs = 32.768 kHz	-	4.5	6.5	
Supply Currnt in NORMAL 1, 2 mode	I _{DD}		$V_{DD} = 3.0 V$ $V_{IN} = 2.8 V/0.2 V$	-	T.B.D	T.B.D	mA
Supply Currnt in IDLE 1, 2 mode			fc = 4.2 MHz fs = 32.768 kHz	-	T.B.D	T.B.D	
Supply Current in SLOW mode			$V_{DD} = 3.0 V$	-	30	60	μA
Supply Current in SLEEP mode	I _{DD}		V _{IN} = 2.8 V / 0.2 V fs = 32.768 kHz	-	15	30	μΑ
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	_	0.5	10	μΑ

Note 1: Typical values show those at Topr= 25° C,V_{DD} = 5V. Note 2: Input current: The current through pull-up or pull-down resistor is not included.

< -

٦


A / D Conversion Characte	eristics	$(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 5.5 V,$	Topr = - 30 to 7	70°C)		
Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analog Reference Voltage	VAREF	$V \rightarrow 25V$	2.7	_	V_{DD}	- v
	NASS	$V_{AREF} - V_{ASS} \ge 2.5V$	V _{SS}	_	1.5	v
Analog Input Voltage	VAIN	$V_{DD} = V_{AREF} = 5.0 V$ $V_{SS} = V_{ASS} = 0.0 V$	V _{ASS}	_	V _{AREF}	v
Analog Supply Current	HREF	V _{AREF} = 5.5 V, V _{ASS} = 0.0 V	-	0.5	1.0	V
Nonlinearity Error	\sim		-	-	± 1	
Zero Point Error		$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ $V_{SS} = 0.0 \text{ V}$	-	-	± 1	- mA
Full Scale Error		$V_{AREF} = 2.700 V, 5.000 V$	-	_	± 1	
Total Error		V _{ASS} = 0.000 V	_	-	± 2	LSB

Note: Total Error = total number of each type error excluding guantization error

A.C. C	haracteristic	S	(V _{SS} = 0 V,	V _{DD} = 4.5 to 5.5 V, Topr = -	- 30 to 70 °C	3)		
Parameter Symbol			c	onditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 In IDLE1, 2 mode	mode (gear ratio) (gear ratio)	0.5 (1/1)	\square	10 (1/8)		
Machine Cycle Time	9	t _{cy}	In SLOW mode In SLEEP mode		117.6) –	133.3	μs
High Level Clock Pu	llse Width	t _{WCH}	For external cloc	k operation (XIN input))P			
ow Level Clock Pu	lse Width	t _{WCL}	fc = 8 MHz		50	-	-	ns
High Level Clock Pu	llse Width	t _{WSH}	For external cloc	k operation (XTN) input)	>		$\langle \rangle$	
ow Level Clock Pu	lse Width	t _{WSL}	fs = 32.768 kHz		14.7		~~	μs
Recommende	ed Oscillating	g Conditi	on		G	Recommend		
Recommende	ed Oscillating	g Conditi	on			<u> </u>		
Parameter	Oscilla	tor	Frequency Recommended Oscillator			C ₁		
High-frequency	Ceramic Resonator		8 MHz	KYOCERA KBR8 KYOCERA KBR4 MURATA CSA4.00	oms	30 pF	30 pF	
Low-frequency	Crystal Oscilla	ator	32.768 kHz	NDK MX-38T		15 pF	15 pF	
		High-freq	Court Court	XTIN XTOU C1 (2) Low-frequency	T C ₂			


Note: When it is used in high electrical field, an electrical shield of the package is recommended to retain normal operations

Note: To obtain an accurate oscillating frequency the condenser capacity must be adjusted on the sct.



(2) High-Speed Programming Operation (Topr = 25 ± 5 °C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Input High Voltage	V _{IH4}		2.2	(-	V _{cc}	v
Input Low Voltage	V _{IL4}		0		0.8	v
Power Supply Voltage	V _{CC}		6.0	6.25	6.5	v
Program Power Supply Voltage	V _{PP}		12.5	12.75	13.0	v
Initial Program Pulse Width	t _{PW}	V _{CC} = 6.0 V	0.095	0.1	0.105	ms



Note1: When V_{cc} power supply is turned on or after, V_{pp} must be increased. When V_{cc} power supply is turned off or before, V_{pp} must be increased.

Note2: The device must not be set to the EPROM programmer or picked op from it under applying the program voltage (12.5 V \pm 0.5 V = V) to the V_{pp} pin as the device is damaged.

Note3: Be sure to execute the recommended programing mode with the recommended programing adaptor. If a mode or an adaptor except the above, the misoperation sometimes occurs.

