

BUK75/7610-55AL

N-channel TrenchMOS™ standard level FET

Rev. 01 — 31 March 2005

Product data sheet

1. Product profile

1.1 General description

N-channel enhancement mode field-effect power transistor in a plastic package using Philips General-Purpose Automotive (GPA) TrenchMOS™ technology specifically optimized for linear operation.

1.2 Features

- TrenchMOS™ technology
- 175 °C rated
- Q101 compliant
- Stable operation in linear mode.

1.3 Applications




- Automotive systems
- DC linear motor control
- Repetitive clamped inductive switching
- 12 V and 24 V loads.

1.4 Quick reference data

- $E_{DS(AL)S} \leq 1.1 \text{ J}$
- $I_D \leq 75 \text{ A}$
- $R_{DSon} = 8.5 \text{ m}\Omega$ (typ)
- $P_{tot} \leq 300 \text{ W}$.

2. Pinning information

Table 1: Pinning

Pin	Description	Simplified outline	Symbol
1	gate (G)	 SOT78 (TO-220AB)	 mbb076
2	drain (D)		
3	source (S)		
mb	mounting base; connected to drain (D)		
		 SOT404 (D2PAK)	

PHILIPS

3. Ordering information

Table 2: Ordering information

Type number	Package		Version
	Name	Description	
BUK7510-55AL	TO-220AB	Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78
BUK7610-55AL	D2PAK	Plastic single-ended surface mounted package (D2PAK); 3 leads (one lead cropped)	SOT404

4. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit	
V_{DS}	drain-source voltage (DC)		-	55	V	
V_{DGR}	drain-gate voltage (DC)	$R_{GS} = 20 \text{ k}\Omega$	-	55	V	
V_{GS}	gate-source voltage (DC)		-	± 20	V	
I_D	drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$; $V_{GS} = 10 \text{ V}$; Figure 2 and 3	[1] [3]	-	122	A
			[2]	-	75	A
		$T_{mb} = 100 \text{ }^\circ\text{C}$; $V_{GS} = 10 \text{ V}$; Figure 2	[2]	-	75	A
I_{DM}	peak drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$; pulsed; $t_p \leq 10 \text{ }\mu\text{s}$; Figure 3	-	490	A	
P_{tot}	total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$; Figure 1	-	300	W	
T_{stg}	storage temperature		-55	+175	$^\circ\text{C}$	
T_j	junction temperature		-55	+175	$^\circ\text{C}$	
Source-drain diode						
I_{DR}	reverse drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	[1] [3]	-	122	A
			[2]	-	75	A
I_{DRM}	peak reverse drain current	$T_{mb} = 25 \text{ }^\circ\text{C}$; pulsed; $t_p \leq 10 \text{ }\mu\text{s}$	-	490	A	
Avalanche ruggedness						
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	unclamped inductive load; $I_D = 75 \text{ A}$; $V_{DS} \leq 55 \text{ V}$; $R_{GS} = 50 \text{ }\Omega$; $V_{GS} = 10 \text{ V}$; starting at $T_j = 25 \text{ }^\circ\text{C}$	-	1.1	J	
$E_{DS(AL)R}$	repetitive drain-source avalanche energy		-	[4]	-	


[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.

[3] Refer to document *9397 750 12572* for further information.


[4]

- Max value not quoted. Repetitive rating defined in [Figure 16](#).
- Single-shot avalanche rating limited by $T_{j(max)}$ of $175 \text{ }^\circ\text{C}$.
- Repetitive avalanche rating limited by $T_{j(avg)}$ of $170 \text{ }^\circ\text{C}$.
- Refer to application note *AN10273* for further information.



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$


Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$V_{GS} \geq 5\text{ V}$

(1) Capped at 75 A due to package.

Fig 2. Continuous drain current as a function of mounting base temperature.



$T_{mb} = 25^{\circ}C$; I_{DM} is single pulse.

(1) Capped at 75 A due to package.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

5. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base		-	-	0.5	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient					
	SOT78 (TO-220AB)	vertical in free air	-	60	-	K/W
	SOT404 (D ² -PAK)	mounted on a printed-circuit board; minimum footprint; vertical in still air	-	50	-	K/W

5.1 Transient thermal impedance





Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.

6. Characteristics


Table 5: Characteristics
T_j = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
V _{(BR)DSS}	drain-source breakdown voltage	I _D = 250 μA; V _{GS} = 0 V T _j = 25 °C T _j = -55 °C	55 50	- -	- -	V V
V _{GS(th)}	gate-source threshold voltage	I _D = 1 mA; V _{DS} = V _{GS} ; Figure 9 and 10 T _j = 25 °C T _j = 175 °C T _j = -55 °C	2 1 -	3 - -	4 - 4.4	V V V
I _{DSS}	drain-source leakage current	V _{DS} = 55 V; V _{GS} = 0 V T _j = 25 °C T _j = 175 °C	- - -	0.05 - -	10 500	μA μA
I _{GSS}	gate-source leakage current	V _{GS} = ±20 V; V _{DS} = 0 V	-	2	100	nA
R _{DS(on)}	drain-source on-state resistance	V _{GS} = 10 V; I _D = 25 A; Figure 6 and 8 T _j = 25 °C T _j = 175 °C	- - -	8.5 - -	10 20	mΩ mΩ
Dynamic characteristics						
Q _{g(tot)}	total gate charge	I _D = 25 A; V _{DD} = 44 V; V _{GS} = 10 V; Figure 14	-	124	-	nC
Q _{gs}	gate-source charge		-	22	-	nC
Q _{gd}	gate-drain (Miller) charge		-	50	-	nC
V _{plat}	plateau voltage		-	5	-	V
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz; Figure 12	-	4710	6280	pF
C _{oss}	output capacitance		-	980	1180	pF
C _{rss}	reverse transfer capacitance		-	560	770	pF
t _{d(on)}	turn-on delay time	V _{DS} = 30 V; R _L = 1.2 Ω; V _{GS} = 10 V; R _G = 10 Ω	-	33	-	ns
t _r	rise time		-	117	-	ns
t _{d(off)}	turn-off delay time		-	132	-	ns
t _f	fall time		-	95	-	ns
L _d	internal drain inductance	from drain lead 6 mm from package to center of die from contact screw on mounting base to center of die from upper edge of drain mounting base to center of die SOT404	- - -	4.5 3.5 2.5	- - -	nH nH nH
L _s	internal source inductance	from source lead to source bond pad	-	7.5	-	nH
Source-drain diode						
V _{SD}	source-drain (diode forward) voltage	I _S = 25 A; V _{GS} = 0 V; Figure 15	-	0.85	1.2	V
t _{rr}	reverse recovery time	I _S = 20 A; dI _S /dt = -100 A/μs; V _{GS} = 0 V; V _R = 30 V	-	73	-	ns
Q _r	recovered charge		-	430	-	nC




$T_j = 25\text{ }^\circ\text{C}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




$T_j = 25\text{ }^\circ\text{C}; I_D = 25\text{ A}$

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.




$T_j = 25\text{ }^\circ\text{C}$

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




$$a = \frac{R_{DS(on)}}{R_{DS(on)(25^\circ\text{C})}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_j = 25 \text{ °C}; V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




$T_j = 25 \text{ °C}; V_{DS} = 25 \text{ V}$

Fig 11. Forward transconductance as a function of drain current; typical values.




$V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.




$V_{DS} = 25 \text{ V}$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.




$T_j = 25 \text{ °C}; I_D = 25 \text{ A}$

Fig 14. Gate-source voltage as a function of gate charge; typical values.



$V_{GS} = 0 \text{ V}$

Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.



See [Table note 4](#) of [Table 3](#) Limiting values.

- (1) Single-shot.
- (2) Single-shot.
- (3) Repetitive.

Fig 16. Single-shot and repetitive avalanche rating; avalanche current as a function of avalanche period.

7. Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78





Fig 17. Package outline SOT78 (TO-220AB).

Plastic single-ended surface mounted package (D2PAK); 3 leads (one lead cropped)

SOT404




DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D max.	D ₁	E	e	L _p	H _D	Q
mm	4.50	1.40	0.85	0.64	11	1.60	10.30	2.54	2.90	15.80	2.60
	4.10	1.27	0.60	0.46		1.20	9.70		2.10	14.80	2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT404						04-10-13 05-02-11

Fig 18. Package outline SOT404 (D²-PAK).

8. Mounting



Dimensions in mm.

Fig 19. Reflow soldering footprint for SOT404.

9. Revision history

Table 6: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
BUK75_7610_55AL_1	20050331	Product data sheet	-	9397 750 14362	-

10. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

11. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

12. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

14. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

13. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

15. Contents

1	Product profile	1
1.1	General description	1
1.2	Features	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	1
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
5.1	Transient thermal impedance	4
6	Characteristics	5
7	Package outline	9
8	Mounting	11
9	Revision history	12
10	Data sheet status	13
11	Definitions	13
12	Disclaimers	13
13	Trademarks	13
14	Contact information	13



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 31 March 2005
Document number: 9397 750 14362

Published in The Netherlands