

Rad-hard, 4-stage ripple-carry binary counter/divider



Features

- 2.3 V to 3.6 V supply (4.8 V AMR)
- · High speed:
 - Characterized from 16 MHz to 120 MHz
- CMOS output, meets JEDEC
- · Divided-frequency single output
- Low power
- TTL compatible
- Enable/disable function
- · Targeted immunity to radiations:
 - 300 krad(Si) TID
 - 120 MeV.cm²/mg SEL free

Applications

· Oscillators for space systems

Description

The RH-OSC04 consists of an oscillator section and 4-stage ripple-carry binary counter. The oscillator section allows the implementation of crystal oscillator circuits. The output is buffered and it is controlled by a 2-bit digital cell to deliver one among four divided frequency, from F to F/2, F/4 and F/8 frequencies. A disable function is available to set the circuit in power-down mode while keeping a high impedance output. It comes in hermetic ceramic Flat 10-lead, and can operate from -55 °C to +125 °C ambient temperature.


Product status link

RH-OSC04



1 General overview

Figure 1. Pin connection



VDD1 and VDD2 are internally connected to the die and must be externally connected to the same voltage. VSS1 and VSS2 are internally connected to the die and must be externally connected to the same voltage.

VDD1 VDD2 ΕN В Α 10 6 4 IN2 F0 External crystal D Qb F0/2 Q0 IN1 D Qb F0/4 D Qb 5 VSS1 VSS2

Figure 2. Schematic

Table 1. Truth table

В	A	EN	Q0
0	0	1	F0
0	1	1	F0/2
1	0	1	F0/4
1	1	1	F0/8
X	X	0	High impedance

DS13079 - Rev 1 page 2/16



2 Maximum ratings and operating conditions

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 2. Absolute maximum ratings

Symbol	Parameters	Value	Units
VDD ⁽¹⁾	Maximum power supply between VDD and VSS	4.8	V
T _{stg}	Maximum temperature storage	-65 to +150	°C
Tj	Maximum junction temperature	+150	°C
R _{thjc}	Junction-to-case thermal resistance (Flat-10 package)(2)	22	°C/W
R _{thja}	Junction-to-ambient thermal resistance (Flat-10 package) (2)	125	°C/W
Vi	Max. voltage on any pin	-0.3 V to VDD+0.3 V	V
li	Max. input current at any pin	±10	mA
ESD	HBM on all pins (human body model)	2 k	V
LOD	CDM on all pins (charged device model)	1 k	V

^{1.} All voltages are with respect to the network ground terminal .

Table 3. Operating conditions

Symbol	Parameters Parameters Parameters	Min.	Max.	Units
VDD	Supply voltage (VDD1 and VDD2 must be connected to the same voltage)		3.6	V
VIN	Input voltage IN1 and IN2 VIN		VDD	W
VIIN	A, B and EN inputs	0	VDD	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
T _A	Ambient temperature range	-55	+125	°C

DS13079 - Rev 1 page 3/16

^{2.} Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on outputs.



3 Electrical characteristics

VDD = +3.3 V, VSS = GND, enabled (EN=VDD), T_{amb} = -55 °C to +125 °C, unless otherwise specified.

Table 4. DC electrical characteristics

Symbol	Parameters	Test conditions	Min.	Тур.	Max.	Unit
1	Outlessant surrent	IN1 and IN2 floating		2.4	2.0	A
I _{DD}	Quiescent current	I _{out} = 0 (no load)		3.4	3.8	mA
IZ	Quiescent current in disable	EN = 0 V			300	nA
I _{outZ}	Output current in disable on Q0	EN = 0 V		7	30	nA
		IOL = +100 μA,			000	>/
V	Law layed authority with an an CO	VDD = 2.3 V			200	mV
V _{OL}	Low level output voltage on Q0	IOL = +100 μA,			200	mV
		VDD = 3.6 V			200	IIIV
V _{OH}		IO L= +100 μA,	2.1			V
	High level output voltage on Q0	VDD = 2.3 V	2.1			V
	riigirievel output voltage on Qo	IOL = +100 μA,	2.8			V
		VDD = 3.6 V	2.0			V
V_{IL}	Low level input voltage on A, B, EN inputs	VDD = 2.3 V			8.0	V
VIL.	Low lever input voltage on A, B, EN inputs	VDD = 3.6 V			8.0	V
V _{IH}	High level input voltage on A, B, EN inputs	VDD = 2.3 V	2			V
VIH	riigii level iliput voltage off A, B, EN iliputs	VDD = 3.6 V	2			V
I _{IL}	Input leakage current low on A, B, EN inputs	V _{in} = 0 V			-0.1	
ЧL	input leakage current low off A, B, EN inputs	VDD= 2.3 V to 3.6 V			-0.1	μA
Luc	Innuit lookens august high on A. D. Chlimuite	V _{in} = VDD			0.1	
I _{IH}	Input leakage current high on A, B, EN inputs	VDD = 2.3 V to 3.6 V			0.1	μA
1	Chart size it sutput surrent	V _{out} = VDD		50	80	mA
I _{sink}	Short-circuit output current	VDD = 2.3 V to 3.6 V		50	00	IIIA
1	Chart size it subsut surrent	V _{out} = 0 V	-80	50		m 1
I _{source}	Short-circuit output current	VDD = 2.3 V to 3.6 V	-80	-50		mA

DS13079 - Rev 1 page 4/16




VDD = +3.3 V, VSS = GND, C-load = 18 pF (see figure 3), enabled (EN = VDD), Tamb = -55 °C to +125 °C, unless otherwise specified.

Table 5. AC electrical characteristics

Symbol	Parameters	Test conditions	Min.	Тур.	Max.	Unit	
Tr	Output rise time	90%/10%, CL = 18 pF		2.2			
'r	Output rise time	90%/10%, CL = 2 pF		0.4			
T _f	Output fall time	90%/10%, CL = 18 pF		2.2		ns	
'†	Output fail time	90%/10%, CL = 2 pF		0.4			
DEN	Dhasa naise an OO	at 250 Hz Fclk = 16 MHz		-110		dBc	
PhN	Phase noise on Q0	at 170 Hz F _{clk} = 120 MHz		-100		/Hz	
Jt	RMS Jitter	At 1 MHz F _{clk} = 16 MHz		4		ps	
DL1	Drive level	Crystal using H1, F _{clk} = 16 MHz to 25 MHz			100	\^/	
DL3	Dilve level	Crystal using H3, F _{clk} = 25 MHz to 120 MHz			200	μW	
D _{tc}	Duty- cycle on Q0	F _{clk} = 16 MHz	45	50	55	%	

Figure 3. Phase noise, F_{clk} = 120 MHz, V_{cc} = 3.3 V



DS13079 - Rev 1 page 5/16

page 6/16





Figure 4. Phase noise, F_{clk} = 60 MHz, V_{cc} = 3.3 V


Figure 5. Phase noise, F_{clk} = 16 MHz, V_{cc} = 3.3 V











DS13079 - Rev 1 page 7/16



Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Flat-10 package information 4.1

E3 E2 Q N Places 10 N-2 е Places Е 4 places

Figure 7. Flat-10 package outline

Table 6. Flat-10 mechanical data

Symbol		mm		Inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	2.26	2.44	2.62	.089	.096	.103	
b	0.38	0.43	0.48	.015	.017	.019	
С	0.102	0.127	0.152	.004	.005	.006	
D	6.35	6.48	6.60	.250	.255	.260	
Е	6.35	6.48	6.60	.250	.255	.260	
E2	4.32	4.45	4.58	.170	.175	.180	
E3	0.88	1.01	1.14	.035	.040	.045	
е		1.27			.050		
L	6.35		9.40	.250		.370	
Q	0.66	0.79	0.92	.026	.031	.036	
S1	0.16	0.485	0.81	.006	.019	.032	
N		10			10		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

DS13079 - Rev 1 page 8/16



5 Ordering information

Order code	SMD (1)	Qualification level	Mass	Package	Lead finish	Marking ⁽²⁾	Packing
RH-OSC04K1	-	Engineering model	0.42 g	Flat-10	Gold	RH-OSC04K1	Conductive strip pack

- 1. Standard microcircuit drawing
- 2. Specific marking only. Complete marking includes the following:
 - ST logo
 - Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)
 - Country of origin (FR = France)

DS13079 - Rev 1 page 9/16



6 Other information

6.1 Date code

The date code (date the package was sealed) is structured as follows:

- Engineering model: 3yywwz
- Flight model: yywwz

Where

yy = last two digits of the year, ww = week digits, z = lot index of the week

6.1.1 Date code

The date code (date the package was sealed) is structured as follows:

- Engineering model: 3yywwz
- Flight model: yywwz

Where:

yy = last two digits of the year, ww = week digits, z = lot index of the week

6.1.2 Product documentation

Each product shipment includes a set of associated documentation within the shipment box. This documentation depends on the quality level of the products, as detailed in the table below.

The certificate of conformance is provided on paper whatever the quality level. For QML parts, complete documentation, including the certificate of conformance, is provided on a CDROM.

Table 7. Product documentation

Quality level	ltem
Engineering model	Certificate of conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Reference to ST datasheet Reference to TN1181 on engineering models ST Rennes assembly lot ID

DS13079 - Rev 1 page 10/16



Quality level	Item		
QML-V Flight	Certificate of Conformance including: Customer name Customer purchase order number ST sales order number and item ST part number Quantity delivered Date code Serial numbers Group C reference Reference to applicable SMD ST Rennes assembly lot ID Quality control inspection (groups A, B, C, D, E) Screening electrical data in/out summary Precap report PIND (particle impact noise detection) test SEM (scanning electronic microscope) inspection report X-ray plates		

DS13079 - Rev 1 page 11/16



Revision history

Table 8. Document revision history

Date	Version	Changes
19-Jul-2019	1	Initial release.

DS13079 - Rev 1 page 12/16



Contents

1	Gen	eral ove	erview	2		
2	Max	imum r	atings and operating conditions	3		
3	Elec	Electrical characteristics				
4	Pac	kage inf	formation	8		
	4.1	Flat-10	D package information	8		
5	Ord	ering in	formation			
6	Oth	er infori	mation	10		
	6.1	Date o	code	10		
		6.1.1				
		6.1.2	Product documentation	10		
Re	vision	history	· · · · · · · · · · · · · · · · · · ·			



List of tables

Table 1.	Truth table	2
Table 2.	Absolute maximum ratings	3
Table 3.	Operating conditions	3
Table 4.	DC electrical characteristics	4
Table 5.	AC electrical characteristics	5
Table 6.	Flat-10 mechanical data	8
Table 7.	Product documentation	10
Table 8.	Document revision history	12



List of figures

DS13079 - Rev 1



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS13079 - Rev 1 page 16/16