

## ADVANCE INFORMATION

## CASCADABLE 16-BIT ARITHMETIC/LOGIC UNIT

## FEATURES

- High-speed 16-bit, 8-function ALU
- Superset combination of four 74381/382-type 4-bit ALUs
- Input and output registers for pipelined operation (can be transparent)
- Easily cascadable with or without carry lookahead
- Internal feedback path for accumulation
- Low-power, high-speed CMOS
- All status and carry outputs available
- Pin-for-pin compatible with Logic Devices L4C381

## APPLICATIONS

- Add partial sums-of-products from Zoran Digital Filter Processors to:
  - Create higher sample rate filters
  - Create larger word-length filters
  - Create larger 2-D kernel filters
- Digital Video
- Image processing
- Adaptive filters
- Radar
- Sonar
- High-speed communications

## FUNCTIONAL DESCRIPTION

The ZR37381 is a flexible, high-speed 16-bit Arithmetic and Logic Unit slice. It combines four 74381/382-type ALUs, a lookahead carry generator, and miscellaneous interface logic in a 68-pin package. It is fully functional and performance

compatible with the bipolar 74381/382 designs, but in addition it contains many new features such as input/output registers to support high-speed, pipelined architectures and single 16-bit bus architectures.




FIGURE 1. ZR37381 BLOCK DIAGRAM

**INTERFACE SIGNAL DESCRIPTION**

Name	Function
Vcc	+5V power supply input.
Vss	Power supply ground input.
CLK	The CLK input strobes the input registers, A-REG and B-REG, and the output register F-REG.
A <sub>0-15</sub>	These are the 16 inputs for operand A. They are passed directly to the inputs of the A operand multiplexer when FT <sub>AB</sub> is high. When FT <sub>AB</sub> is low, these inputs are strobed into the input register, A-REG, by the rising edge of CLK when EN <sub>A</sub> is also low.
B <sub>0-15</sub>	These are the 16 inputs for operand B. They are passed directly to the inputs of the B operand multiplexer when FT <sub>AB</sub> is high. When FT <sub>AB</sub> is low, these inputs are strobed into the input register B-REG, by the rising edge of CLK when EN <sub>B</sub> is also low.
F <sub>0-15</sub>	These 16 outputs are the result of the ALU operation. When FT <sub>F</sub> is high, they propagate directly from the internal ALU. When FT <sub>F</sub> is low they are the output of the internal pipeline register, F-REG, which is strobed by the rising edge of CLK when EN <sub>F</sub> is low.
C <sub>0</sub>	This is the carry input for cascading the ALU to process operands larger than 16 bits. It is the carry input for addition, but inverted carry for subtraction. See Table 3.
C <sub>16</sub>	This is the ripple carry output for cascading the ALU to process operands larger than 16 bits. See Table 3.
P̄	This is the active low carry propagate output for using carry lookahead. See Table 3.
Ḡ	This is the active low carry generate output for using carry lookahead. See Table 3.
OVF	A high on this output indicates two's complement overflow in the ALU. See Table 3.
ZERO	A high on this output indicates all output bits, F <sub>0-15</sub> are zero.
EN <sub>A</sub>	A low on this input enables the input register, A-REG, to latch the operand A data on inputs A <sub>0-15</sub> upon the rising edge of CLK. Operation of EN <sub>A</sub> is independent of FT <sub>AB</sub> .
EN <sub>B</sub>	A low on this input enables the input register, B-REG, to latch the operand B data on inputs B <sub>0-15</sub> upon the rising edge of CLK. Operation of EN <sub>B</sub> is independent of FT <sub>AB</sub> .

Name	Function		
FT <sub>AB</sub>	A high on this input causes the input operands, A <sub>0-15</sub> and B <sub>0-15</sub> to bypass the input register, A-REG and B-REG, respectively. A low on this input causes the input operands to be latched into the A-REG and B-REG registers upon the rising edge of CLK when the corresponding enable signal, EN <sub>A</sub> or EN <sub>B</sub> , is low.		
EN <sub>F</sub>	A low on this input enables the output register, F-REG, to latch the ALU result upon the rising edge of CLK. Operation of EN <sub>F</sub> is independent of FT <sub>F</sub> .		
FT <sub>F</sub>	A high on this input causes the ALU result to bypass the output register, F-REG. A low on this input causes the ALU result to be latched into the F-REG register upon the rising edge of CLK when the enable signal, EN <sub>F</sub> , is low.		
OS <sub>A</sub> , OS <sub>B</sub>	These two inputs select the source of A(OPA) and B(OPB) operands for the ALU, according to Table 1. The operands labelled "A" and "B" originate at the A <sub>0-15</sub> and B <sub>0-15</sub> device pins respectively. The operand "F" is the feedback ALU result. The operand "0" has all bits low.		
<b>TABLE 1</b>			
OS <sub>B</sub>	OS <sub>A</sub>	OPB	OPA
0	0	F	A
0	1	0	A
1	0	B	0
1	1	B	A
S <sub>0-2</sub>	These three inputs select the arithmetic or logical function to be performed according to Table 2.		
<b>TABLE 2</b>			
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Function
0	0	0	CLEAR (F=00...0)
0	0	1	NOT(A) + B
0	1	0	A + NOT(B)
0	1	1	A + B
1	0	0	A XOR B
1	0	1	A OR B
1	1	0	A AND B
1	1	1	PRESET (F=11...1)
OE	A low on this input enables the ALU result to the three-state driver output pins, F <sub>0-15</sub> . A high on this input disables the F <sub>0-15</sub> output pins.		



## ALU FUNCTIONAL DESCRIPTION

The ZR37381 operates on two 16-bit operands, A and B, to produce a single result, F. Three select lines, S<sub>0-2</sub>, control the ALU function, providing the same 3 arithmetic, 3 logical and 2 initialization functions as the industry-standard 74381 and 74382 4-bit ALUs. Full ALU status is provided, compatible with both the 74381 and 74382. The carry propagate ( $\bar{P}$ ) and generate ( $\bar{G}$ ) signals of the 381 and the ripple carry ( $C_{16}$ ) and overflow (OVF) signals of the 382 are all provided. In addition a ZERO flag indicates a zero ALU result. These signals allow the ALU to be cascaded to form longer word lengths.

Several features have been added to enhance the industry-standard functionality. Registers are provided on both the ALU inputs and the output to support high-speed pipelined architectures and 16-bit bus architectures. These may be bypassed under user control to replicate the industry-standard functionality.

An internal feedback path allows the registered ALU output result to be routed to the B ALU input for accommodating chain operations and accumulation. Either the A or B input to the ALU can be forced to zero, allowing unary functions to be performed on either operand.

### ALU Function Selection

The three select signals, S<sub>0-2</sub>, determine the ALU function to be performed, as shown in Table 2.

### ALU Status

The ALU provides a ZERO status bit which is set when all sixteen output bits are zero. The two's complement overflow (OVF) and ripple carry ( $C_{16}$ ) status, compatible with the industry-standard 74382, are provided. The carry propagate ( $\bar{P}$ ) and carry generate ( $\bar{G}$ ) bits for look-ahead carry cascading, compatible with the industry-standard 74381, are also provided. The OVF,  $C_{16}$ , P and G outputs are defined for the three arithmetic functions only. Their status for the A+B operation is defined in Table 3. Status for NOT(A)+B and A+NOT(B) is determined by complementing  $A_i$  and  $B_i$  respectively in Table 3.

### Operand Registers

The ZR37381 has two 16-bit input registers, A-REG and B-REG, to latch operands A and B. The operands are loaded into these registers on the rising edge of CLK when the respective enable signal,  $\bar{E}_{NA}$  or  $\bar{E}_{NB}$ , is on. This feature allows the ZR37381 to be used in pipelined mode or to accept operands from a single 16-bit bus. Both registers may be bypassed to emulate the 381/382 exactly by asserting the FTAB control signal high. Even though the registers are bypassed with FTAB asserted, the registers continue to be loaded under control of the enable signals,  $\bar{E}_{NA}$  and  $\bar{E}_{NB}$ .

### Output Register

The ALU combinatorial logic output is latched into the output register, F-REG, on the rising edge of CLK when the enable signal,  $\bar{E}_{NF}$ , is asserted low. To emulate the 381/382 exactly, the output register is bypassed by asserting the FT<sub>F</sub> control signal high. Even though the register is bypassed with FT<sub>F</sub> asserted, the register will continue to be loaded under control of the enable signal,  $\bar{E}_{NA}$ . The output of the register or the ALU in bypass mode passes through three-state drivers to reach the device output pins. The three-state drivers are controlled by the OE signal; a low on OE enables the outputs, and a high disables them. These three-state outputs allow the ZR37381 output to be attached to a bus, for example, in a single, bidirectional bus system.

### Operand Selection

Feature enhancements added to the industry-standard 381/382 ALUs are the ability to force one of the operands (either A or B) to zero and the ability to feedback the ALU output to the B input. The two operand select signals, OS<sub>A</sub> and OS<sub>B</sub>, control multiplexers immediately preceding the ALU inputs. Operand selection is shown in Table 1.

When both operand select lines are low, the ZR37381 is configured as a chain calculation ALU. The registered ALU output is fed back to the B input of the ALU. This allows accumulation to be performed by providing new operands at the A input port. The accumulator can be preloaded from the A input by setting OS<sub>A</sub> high and OS<sub>B</sub> low. The accumulator may be cleared by setting the function select lines to CLEAR (S<sub>0</sub>S<sub>1</sub>S<sub>0</sub> = 000). This feedback is not affected by the state of the FT<sub>F</sub> control signal.

TABLE 3. ALU Status Flags

Bit Carry Generate = $g_i = A_i B_i$	for $i = 0, 1, \dots, 15$
Bit Carry Propogate = $p_i = A_i + B_i$	for $i = 0, 1, \dots, 15$
$P_0 = p_0$	
$P_i = p_i(P_{i-1})$	for $i = 1, 2, \dots, 15$
	and
$G_0 = g_0$	
$G_i = g_i + p_i(G_{i-1})$	for $i = 1, 2, \dots, 15$
$C_i = (G_{i-1}) + (P_{i-1})(C_{i-1})$	for $i = 1, 2, \dots, 15$
	then
$\bar{G} = \text{NOT}(G_{15})$	
$\bar{P} = \text{NOT}(P_{15})$	
$C_{16} = G_{15} + P_{15}C_{15}$	
$OVF = C_{15} \text{ XOR } C_{16}$	

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias.....	-55°C to +125°C	DC Output Current, into Outputs (not to exceed 200 mA total).....	20mA/output
Storage Temperature.....	-65°C to +150°C	Latch-up Trigger Current.....	>200mA
Supply Voltage to Ground Potential Continuous.....	-0.5V to +7.0V		
DC Voltage Applied to Outputs for High Output State.....	-0.5V to +7.0V		
DC Input Voltage.....	-0.5V to +5.5V		

NOTE: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGE****Commercial Devices**

Temperature.....	$0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$
Supply Voltage.....	$4.75\text{V} \leq V_{\text{CC}} \leq 5.25\text{V}$

**Military Devices**

Temperature.....	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$
Supply Voltage.....	$4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

**DC CHARACTERISTICS**

Symbol	Parameter	Min	Max	Units	Test Conditions
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{\text{CC}} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 8\text{mA}$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = -2\text{mA}$
$I_{CC}$	Power Supply Current		100	mA	$T_A = 0^{\circ}\text{C}, V_{\text{CC}} = 5\text{V}$
$I_{LI}$	Input Leakage Current		$\pm 10$	$\mu\text{A}$	$0 < V_{IN} < V_{\text{CC}}$
$I_{LO}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$0.45 < V_{OUT} < V_{\text{CC}}$
$V_{CL}$	Clock in Low Voltage	-0.5	0.6	V	
$V_{CH}$	Clock in High Voltage	4.0	$V_{\text{CC}} + 0.5$	V	
$C_{IN}$	Input Capacitance		10	pF	$f_C = 1\text{MHz}$
$C_{IO}$	I/O, Clock, and Output Capacitance		10	pF	$f_C = 1\text{MHz}$

**SWITCHING CHARACTERISTICS (OVER COMMERCIAL OPERATING RANGE)****Guaranteed Maximum Combinational Delays (ns)**

FROM INPUT	TO OUTPUT				ZR37381-55				ZR37381-40				ZR37381-26				
	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	
<b>FT<sub>AB</sub> = 0, FT<sub>F</sub> = 0</b>																	
Clock	32	38	53	36	26	30	44	32	22	22	26	22	-	-	-	-	
C <sub>0</sub>	-	-	34	22	-	-	28	20	-	-	28	18	-	-	-	-	
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	-	42	42	42	-	32	34	35	-	22	22	22	-	-	-	-	
<b>FT<sub>AB</sub> = 0, FT<sub>F</sub> = 1</b>																	
Clock	56	38	53	36	46	30	44	32	28	22	26	22	-	-	-	-	
C <sub>0</sub>	37	-	34	22	30	-	28	20	22	-	18	18	-	-	-	-	
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	55	42	42	42	40	32	34	35	26	22	22	22	-	-	-	-	
<b>FT<sub>AB</sub> = 1, FT<sub>F</sub> = 0</b>																	
A <sub>0-15</sub> , B <sub>0-15</sub>	-	36	46	37	-	30	40	32	-	22	22	22	-	-	-	-	
Clock	32	-	-	-	26	-	-	-	20	-	-	-	-	-	-	-	
C <sub>0</sub>	-	-	34	22	-	-	28	20	-	-	18	18	-	-	-	-	
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	-	42	42	42	-	32	34	35	-	22	22	22	-	-	-	-	
<b>FT<sub>AB</sub> = 1, FT<sub>F</sub> = 1</b>																	
A <sub>0-15</sub> , B <sub>0-15</sub>	55	36	46	37	40	30	40	32	26	22	22	22	-	-	-	-	
C <sub>0</sub>	37	-	34	22	30	-	28	20	22	-	18	18	-	-	-	-	
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	55	42	42	42	40	32	34	35	26	22	22	22	-	-	-	-	

**Guaranteed Minimum Setup and Hold Times with Respect to Clock Rising Edge (ns)**

INPUT	ZR37381-55				ZR37381-40				ZR37381-26			
	FT <sub>AB</sub> = 0		FT <sub>AB</sub> = 1		FT <sub>AB</sub> = 0		FT <sub>AB</sub> = 1		FT <sub>AB</sub> = 0		FT <sub>AB</sub> = 1	
	Setup	Hold										
A <sub>0-15</sub> , B <sub>0-15</sub>	8	0	35	0	6	0	28	0	6	0	16	0
C <sub>0</sub>	21	0	21	0	16	0	16	0	8	0	8	0
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	44	0	44	0	32	0	32	0	18	0	18	0
EN <sub>A</sub> , EN <sub>B</sub> , EN <sub>F</sub>	8	0	8	0	6	0	6	0	6	0	6	0

**Clock Cycle Time and Pulse Width (ns)**

	ZR37381-55	ZR37381-40	ZR37381-26
Minimum Cycle Time	43	34	20
High-going Pulse	15	10	10
Low-going Pulse	15	10	10

**Three State Enable/Disable Times (ns)**

	ZR37381-55	ZR37381-40	ZR37381-26
t <sub>EN</sub>	20	18	16
t <sub>DIS</sub>	20	18	16

**SWITCHING CHARACTERISTICS (OVER MILITARY OPERATING RANGE)****Guaranteed Maximum Combinational Delays (ns)**

FROM INPUT	TO OUTPUT				ZR37381-65				ZR37381-45				ZR37381-30				
	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	F <sub>0-15</sub>	$\bar{P}, \bar{G}$	OVF, Z	C <sub>16</sub>	
<b>FT<sub>AB</sub> = 0, FT<sub>F</sub> = 0</b>																	
Clock	37	44	63	45	28	34	50	34	26	28	34	28					
C <sub>0</sub>	-	-	42	25	-	-	32	23	-	-	22	22					
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	-	48	48	48	-	38	38	38	-	28	28	28					
<b>FT<sub>AB</sub> = 0, FT<sub>F</sub> = 1</b>																	
Clock	68	44	63	45	56	34	50	34	34	28	34	28					
C <sub>0</sub>	42	-	42	25	32	-	32	23	26	-	22	22					
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	66	48	48	48	46	38	38	38	30	28	28	28					
<b>FT<sub>AB</sub> = 1, FT<sub>F</sub> = 0</b>																	
A <sub>0-15</sub> , B <sub>0-15</sub>	-	44	56	44	-	32	46	36	-	28	28	28					
Clock	37	-	-	-	28	-	-	-	26	-	-	-					
C <sub>0</sub>	-	-	42	25	-	-	32	23	-	-	22	22					
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	-	48	48	48	-	38	38	38	-	28	28	28					
<b>FT<sub>AB</sub> = 1, FT<sub>F</sub> = 1</b>																	
A <sub>0-15</sub> , B <sub>0-15</sub>	65	44	56	44	45	32	46	36	30	28	28	28					
C <sub>0</sub>	42	-	42	25	32	-	32	23	26	-	22	22					
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	66	48	48	48	46	38	38	38	30	28	28	28					

**Guaranteed Minimum Setup and Hold Times with Respect to Clock Rising Edge (ns)**



INPUT	ZR37381-65				ZR37381-45				ZR37381-30			
	FT <sub>AB</sub> = 0		FT <sub>AB</sub> = 1		FT <sub>AB</sub> = 0		FT <sub>AB</sub> = 1		FT <sub>AB</sub> = 0		FT <sub>AB</sub> = 1	
	Setup	Hold										
A <sub>0-15</sub> , B <sub>0-15</sub>	10	0	43	0	8	0	33	0	8	0	20	0
C <sub>0</sub>	25	0	25	0	20	0	20	0	12	0	12	0
S <sub>0-2</sub> , OS <sub>A</sub> , OS <sub>B</sub>	50	0	50	0	36	0	36	0	20	0	20	0
EN <sub>A</sub> , EN <sub>B</sub> , EN <sub>F</sub>	10	0	10	0	8	0	8	0	8	0	8	0

**Clock Cycle Time and Pulse Width (ns)**

	ZR37381-65	ZR37381-45	ZR37381-30
Minimum Cycle Time	52	38	26
High-going Pulse	20	15	12
Low-going Pulse	20	15	12

**Three State Enable/Disable Times (ns)**

	ZR37381-65	ZR37381-45	ZR37381-30
t <sub>EN</sub>	22	20	18
t <sub>DIS</sub>	22	20	18

**PACKAGE INFORMATION****68-TERMINAL CERAMIC LEADLESS CHIP CARRIER (L)<sup>1,2</sup>****68-TERMINAL PIN GRID ARRAY (G)<sup>2</sup>****68-TERMINAL PLASTIC LEADED CHIP CARRIER (PJ)<sup>1</sup>****NOTES:**


1. (L, PJ packages) Pin numbers sequenced counterclockwise from pin 1 in top view.
2. (L, G packages) Gold plating 60μ inches min. over 100μ inches ref. thickness of nickel.
3. ALL DIMENSIONS ARE IN INCHES.

**PIN NUMBER LIST**

FUNCTION	PIN # (PJ, L)	PIN # (G)	FUNCTION	PIN # (PJ, L)	PIN # (G)	FUNCTION	PIN # (PJ, L)	PIN # (G)	FUNCTION	PIN # (PJ, L)	PIN # (G)
A <sub>0</sub>	1	60	V <sub>CC</sub>	18	9	F <sub>8</sub>	35	26	EN <sub>A</sub>	52	43
A <sub>1</sub>	2	61	GND	19	10	F <sub>7</sub>	36	27	B <sub>0</sub>	53	44
A <sub>2</sub>	3	62	C <sub>16</sub>	20	11	F <sub>6</sub>	37	28	B <sub>1</sub>	54	45
A <sub>3</sub>	4	63	̄P	21	12	F <sub>5</sub>	38	29	B <sub>2</sub>	55	46
A <sub>4</sub>	5	64	G	22	13	F <sub>4</sub>	39	30	B <sub>3</sub>	56	47
A <sub>5</sub>	6	65	ZERO	23	14	F <sub>3</sub>	40	31	B <sub>4</sub>	57	48
A <sub>6</sub>	7	66	OVF	24	15	F <sub>2</sub>	41	32	B <sub>5</sub>	58	49
A <sub>7</sub>	8	67	EN <sub>F</sub>	25	16	F <sub>1</sub>	42	33	B <sub>6</sub>	59	50
A <sub>8</sub>	9	68	FT <sub>F</sub>	26	17	F <sub>0</sub>	43	34	B <sub>7</sub>	60	51
A <sub>9</sub>	10	1	OE	27	18	C <sub>0</sub>	44	35	B <sub>8</sub>	61	52
A <sub>10</sub>	11	2	F <sub>15</sub>	28	19	S <sub>0</sub>	45	36	B <sub>9</sub>	62	53
A <sub>11</sub>	12	3	F <sub>14</sub>	29	20	S <sub>1</sub>	46	37	B <sub>10</sub>	63	54
A <sub>12</sub>	13	4	F <sub>13</sub>	30	21	S <sub>2</sub>	47	38	B <sub>11</sub>	64	55
A <sub>13</sub>	14	5	F <sub>12</sub>	31	22	OS <sub>A</sub>	48	39	B <sub>12</sub>	65	56
A <sub>14</sub>	15	6	F <sub>11</sub>	32	23	OS <sub>B</sub>	49	40	B <sub>13</sub>	66	57
A <sub>15</sub>	16	7	F <sub>10</sub>	33	24	FT <sub>AB</sub>	50	41	B <sub>14</sub>	67	58
CLK	17	8	F <sub>9</sub>	34	25	EN <sub>B</sub>	51	42	B <sub>15</sub>	68	59

**ORDERING INFORMATION**

ZR 37381 G C -55

**PACKAGE**

L - Leadless Chip Carrier  
 G - Pin Grid Array  
 PJ - Plastic Leaded Chip Carrier

**TEMPERATURE RANGE**

C - 0°C to +70°C (Vcc = 4.75V to 5.25V)  
 M - -55°C to +125°C (Vcc = 4.5V to 5.5V)

**SALES OFFICES****■ Western Sales Office**

Zoran Corporation  
 3450 Central Expressway  
 Santa Clara, CA 95051 USA  
 Telephone: 408-720-0444  
 Tollfree in USA: 800-556-1234, ext. 99  
 Tollfree in CA: 800-441-2345, ext. 99  
 FAX: 408-720-9875

**■ Eastern Sales Office**

Zoran Corporation  
 200 Reservoir Street, Suite 300  
 Needham Heights, MA 02194 USA  
 Telephone: 617-449-5990  
 FAX: 617-449-4048

**■ Japan Operations**

Zoran Corporation  
 Kogetsu Bldg. 4th floor  
 1-5-3, Ebisu, Shibuya-Ku  
 Tokyo 150, Japan  
 Telephone: 81-3-448-1980  
 FAX: 81-3-448-1690

**■ Europe Operations**

Zoran Corporation  
 1, rue de Terre-Neuve  
 Miniparc du Verger-Bt B  
 Z.A. de Courtaboeuf  
 91940 LES ULIS, France  
 Telephone: 33.1.64.59.64.64  
 FAX: 33.1.69.28.18.54

**NOTES**

The material in this data sheet is for information only. Zoran Corporation assumes no responsibility for errors or omissions and reserves the right to change, without notice, product specifications, operating characteristics,

packaging, etc. Zoran Corporation assumes no liability for damage resulting from the use of information contained in this document.