

---

## Document Title

256K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM

## Revision History

| <u>Revision No.</u> | <u>History</u> | <u>Draft Date</u> | <u>Remark</u> |
|---------------------|----------------|-------------------|---------------|
| 0.0                 | Initial Draft  | July 9, 1998      | Advance       |

---

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

---

# KM68FU2000A Family

## 256K x 8 bit Super Low Power and Low Voltage Full CMOS Static RAM

### FEATURES

- Process Technology: Full CMOS
- Organization: 256K x8 bit
- Power Supply Voltage: 2.7 ~ 3.3V
- Low Data Retention Voltage: 1.0V(Min)
- Three state output status and TTL Compatible
- Package Type: 48-CSP with 0.75mm ball pitch


### GENERAL DESCRIPTION

The KM68FU2000A families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial temperature range and 48 ball Chip Scale Package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

### PRODUCT FAMILY

| Product Family | Operating Temperature | Vcc Range | Speed(ns) | Power Dissipation                 |                                    | PKG Type |
|----------------|-----------------------|-----------|-----------|-----------------------------------|------------------------------------|----------|
|                |                       |           |           | Standby (I <sub>SB1</sub> , Typ.) | Operating (I <sub>CC1</sub> , Max) |          |
| KM68FU2000A    | Industrial(-40~85°C)  | 2.7~3.3V  | 70/100    | 0.5μA                             | 3mA                                | 48-CSP   |


### PIN DESCRIPTION



48-ball CSP - Top View (Ball Down)

| Name             | Function            | Name      | Function            |
|------------------|---------------------|-----------|---------------------|
| $\overline{CS1}$ | Chip Select Input 1 | Vcc       | Power               |
| CS2              | Chip Select Input 2 | Vss       | Ground              |
| $\overline{OE}$  | Output Enable Input | A0~A17    | Address Inputs      |
| $\overline{WE}$  | Write Enable Input  | I/O1~I/O8 | Data Inputs/Outputs |
| N.C.             | No Connection       |           |                     |

### FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

## PRODUCT LIST

| Industrial Temperature Products(-40~85°C) |                                  |
|---|----------------------------------|
| Part Name                                 | Function                         |
| KM68FU2000AZI-7                           | 48-CSP with 48 ball, 70ns, 3.0V  |
| KM68FU2000AZI-10                          | 48-CSP with 48 ball, 100ns, 3.0V |

## FUNCTIONAL DESCRIPTION

| $\overline{CS}_1$ | CS <sub>2</sub> | $\overline{OE}$ | $\overline{WE}$ | I/O    | Mode           | Power   |
|-------------------|-----------------|-----------------|-----------------|--------|----------------|---------|
| H                 | X <sup>1)</sup> | X <sup>1)</sup> | X <sup>1)</sup> | High-Z | Deselected     | Standby |
| X <sup>1)</sup>   | L               | X <sup>1)</sup> | X <sup>1)</sup> | High-Z | Deselected     | Standby |
| L                 | H               | H               | H               | High-Z | Output Disable | Active  |
| L                 | H               | L               | H               | Dout   | Read           | Active  |
| L                 | H               | X <sup>1)</sup> | L               | Din    | Write          | Active  |

1. X means don't care. (Must be low or high state)

## ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

| Item  | Symbol                             | Ratings      | Unit |
|---|------------------------------------|--------------|------|
| Voltage on any pin relative to V <sub>SS</sub>                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.2 to 3.6V | V    |
| Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -0.2 to 4.0V | V    |
| Power Dissipation   | P <sub>D</sub>                     | 1.0          | W    |
| Storage temperature   | T <sub>STG</sub>                   | -55 to 150   | °C   |
| Operating Temperature   | T <sub>A</sub>                     | -40 to 85    | °C   |

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>

| Item               | Symbol          | Min                | Typ | Max                                | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply voltage     | V <sub>CC</sub> | 2.7                | 3.0 | 3.3                                | V    |
| Ground             | V <sub>SS</sub> | 0                  | 0   | 0                                  | V    |
| Input high voltage | V <sub>IH</sub> | 2.2                | -   | V <sub>CC</sub> +0.3 <sup>2)</sup> | V    |
| Input low voltage  | V <sub>IL</sub> | -0.2 <sup>3)</sup> | -   | 0.6                                | V    |

Note:

1. T<sub>A</sub>=-40 to 85°C, otherwise specified
2. Overshoot: V<sub>CC</sub> + 2.0 V in case of pulse width ≤ 20ns
3. Undershoot: -2.0 V in case of pulse width ≤ 20ns
4. Overshoot and undershoot are sampled, not 100% tested.

## CAPACITANCE<sup>1)</sup> (f=1MHz, T<sub>A</sub>=25°C)

| Item                     | Symbol          | Test Condition      | Min | Max | Unit |
|--------------------------|-----------------|---------------------|-----|-----|------|
| Input capacitance        | C <sub>IN</sub> | V <sub>IN</sub> =0V | -   | 8   | pF   |
| Input/Output capacitance | C <sub>IO</sub> | V <sub>IO</sub> =0V | -   | 10  | pF   |

1. Capacitance is sampled, not 100% tested

## DC AND OPERATING CHARACTERISTICS


| Item                           | Symbol           | Test Conditions  | Min | Typ | Max              | Unit |
|--------------------------------|------------------|--|-----|-----|------------------|------|
| Input leakage current          | I <sub>LI</sub>  | V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>  | -1  | -   | 1                | μA   |
| Output leakage current         | I <sub>LO</sub>  | $\overline{CS}_1=V_{IH}$ or CS <sub>2</sub> =V <sub>IH</sub> or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>                 | -1  | -   | 1                | μA   |
| Operating power supply current | I <sub>CC</sub>  | I <sub>IO</sub> =0mA, $\overline{CS}_1=V_{IL}$ or CS <sub>2</sub> =V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>   | -   | -   | 3                | mA   |
| Average operating current      | I <sub>CC1</sub> | Cycle time=1ms, 100% duty, I <sub>IO</sub> =0mA, $\overline{CS}_1 \leq 0.2V$ , CS <sub>2</sub> ≥V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V | -   | -   | 3                | mA   |
|                                | I <sub>CC2</sub> | Cycle time=Min, 100% duty, I <sub>IO</sub> =0mA, $\overline{CS}_1=V_{IL}$ , CS <sub>2</sub> =V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>                     | -   | -   | 35               | mA   |
| Output low voltage             | V <sub>OL</sub>  | I <sub>OL</sub> =2.1mA   | -   | -   | 0.4              | V    |
| Output high voltage            | V <sub>OH</sub>  | I <sub>OL</sub> =-1.0mA  | 2.2 | -   | -                | V    |
| Standby Current(TTL)           | I <sub>SB</sub>  | $\overline{CS}_1=V_{IH}$ or CS <sub>2</sub> =V <sub>IL</sub> , Other inputs=V <sub>IL</sub> or V <sub>IH</sub>   | -   | -   | 0.3              | mA   |
| Standby Current (CMOS)         | I <sub>SB1</sub> | $\overline{CS}_1 \geq V_{CC}-0.2V$ , CS <sub>2</sub> ≥V <sub>CC</sub> -0.2V or $\overline{CS}_1 \leq 0.2V$ , Other inputs=0~V <sub>CC</sub>  | -   | 0.5 | 10 <sup>1)</sup> | μA   |

1. Super low power product=2μA with special handling

## AC OPERATING CONDITIONS

### TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V  
 Input rising and falling time: 5ns  
 Input and output reference voltage: 1.5V  
 Output load (See right):  $C_L = 100\text{pF} + 1\text{TTL}$



1. Including scope and jig capacitance
2.  $R_1 = 3070\Omega$ ,  $R_2 = 3150\Omega$
3.  $V_{TM} = 2.8\text{V}$

## AC CHARACTERISTICS ( $T_A = -40$ to $85^\circ\text{C}$ , $V_{CC} = 2.7 \sim 3.3\text{V}$ )

| Parameter List            |                                 | Symbol           | Speed Bins |     |       |     | Units |
|---------------------------|---------------------------------|------------------|------------|-----|-------|-----|-------|
|                           |                                 |                  | 70ns       |     | 100ns |     |       |
|                           |                                 |                  | Min        | Max | Min   | Max |       |
| Read                      | Read cycle time                 | t <sub>RC</sub>  | 70         | -   | 100   | -   | ns    |
|                           | Address access time             | t <sub>AA</sub>  | -          | 70  | -     | 100 | ns    |
|                           | Chip select to output           | t <sub>CO</sub>  | -          | 70  | -     | 100 | ns    |
|                           | Output enable to valid output   | t <sub>OE</sub>  | -          | 35  | -     | 50  | ns    |
|                           | Chip select to low-Z output     | t <sub>LZ</sub>  | 10         | -   | 10    | -   | ns    |
|                           | Output enable to low-Z output   | t <sub>OLZ</sub> | 5          | -   | 5     | -   | ns    |
|                           | Chip disable to high-Z output   | t <sub>HZ</sub>  | 0          | 25  | 0     | 30  | ns    |
|                           | Output disable to high-Z output | t <sub>OHZ</sub> | 0          | 25  | 0     | 30  | ns    |
|                           | Output hold from address change | t <sub>OH</sub>  | 10         | -   | 15    | -   | ns    |
| Write                     | Write cycle time                | t <sub>WC</sub>  | 70         | -   | 100   | -   | ns    |
|                           | Chip select to end of write     | t <sub>CW</sub>  | 60         | -   | 80    | -   | ns    |
|                           | Address set-up time             | t <sub>AS</sub>  | 0          | -   | 0     | -   | ns    |
|                           | Address valid to end of write   | t <sub>AW</sub>  | 60         | -   | 80    | -   | ns    |
|                           | Write pulse width               | t <sub>WP</sub>  | 55         | -   | 70    | -   | ns    |
|                           | Write recovery time             | t <sub>WR</sub>  | 0          | -   | 0     | -   | ns    |
|                           | Write to output high-Z          | t <sub>WHZ</sub> | 0          | 25  | 0     | 30  | ns    |
|                           | Data to write time overlap      | t <sub>DW</sub>  | 30         | -   | 40    | -   | ns    |
|                           | Data hold from write time       | t <sub>DH</sub>  | 0          | -   | 0     | -   | ns    |
| End write to output low-Z | t <sub>OW</sub>                 | 5                | -          | 5   | -     | ns  |       |


## DATA RETENTION CHARACTERISTICS

| Item                               | Symbol           | Test Condition   | Min             | Typ | Max              | Unit          |
|------------------------------------|------------------|--|-----------------|-----|------------------|---------------|
| V <sub>CC</sub> for data retention | V <sub>DR</sub>  | $\overline{CS}_1 \geq V_{CC} - 0.2\text{V}^{(1)}$                          | 1.0             | -   | 3.3              | V             |
| Data retention current             | I <sub>DR</sub>  | $V_{CC} = 1.2\text{V}$ , $\overline{CS}_1 \geq V_{CC} - 0.2\text{V}^{(1)}$ | -               | 0.5 | 3 <sup>(2)</sup> | $\mu\text{A}$ |
| Data retention set-up time         | t <sub>SDR</sub> | See data retention waveform  | 0               | -   | -                | ns            |
| Recovery time                      | t <sub>RDR</sub> |  | t <sub>RC</sub> | -   | -                |               |


1.  $\overline{CS}_1 \geq V_{CC} - 0.2\text{V}$ ,  $\overline{CS}_2 \geq V_{CC} - 0.2\text{V}$  ( $\overline{CS}_1$  controlled) or  $\overline{CS}_2 \leq 0.2\text{V}$  ( $\overline{CS}_2$  controlled)
2. Super low power product =  $1\mu\text{A}$  with special handling.

## TIMMING DIAGRAMS

**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled,  $\overline{CS1}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ )




**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE}=V_{IH}$ )




**NOTES (READ CYCLE)**

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.


TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{WE}$  Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{CS1}$  Controlled)



## TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}_1$ Controlled)




### NOTES (WRITE CYCLE)


1. A write occurs during the overlap of a low  $\overline{CS}_1$ , a high  $CS_2$  and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}_1$  goes low,  $CS_2$  going high and  $\overline{WE}$  going low; A write ends at the earliest transition among  $\overline{CS}_1$  going high,  $CS_2$  going low and  $\overline{WE}$  going high,  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS}_1$  going low or  $CS_2$  going high to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR(1)}$  applied in case a write ends as  $\overline{CS}_1$  or  $\overline{WE}$  going high  $t_{WR(2)}$  applied in case a write ends as  $CS_2$  going to low.

## DATA RETENTION WAVE FORM

### $\overline{CS}_1$ controlled






### $CS_2$ controlled





## PACKAGE DIMENSIONS

Units : millimeter



|    | Min  | Typ  | Max  |
|----|------|------|------|
| A  | -    | 0.75 | -    |
| B  | 5.90 | 6.00 | 6.10 |
| B1 | -    | 3.75 | -    |
| C  | 7.90 | 8.00 | 8.10 |
| C1 | -    | 5.25 | -    |
| D  | 0.30 | 0.35 | 0.40 |
| E  | -    | 0.93 | 0.94 |
| E1 | -    | 0.68 | -    |
| E2 | -    | 0.25 | -    |
| Y  | -    | -    | 0.08 |

### Notes.

1. Bump counts : 48(8row x 6row)
2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity: 0.08(Max)