

GD54/74HC109, GD54/74HCT109

DUAL J-K FLIP-FLOPS WITH PRESET & CLEAR

General Description

These devices are identical in pinout to the 54/74LS109. They consist of two J-K flip-flops with individual J, K, Clock, Preset, and Clear inputs. These flip-flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Both Q and \bar{Q} outputs are available from each flip-flop. Preset and Clear is independent of the clock and accomplished by a Low level on the corresponding input. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications

Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts
for HCT 4.5 to 5.5 volts
- Low input current: $1\mu\text{A}$ Max.
- Low quiescent current: $40\mu\text{A}$ Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs

Logic Symbol





Fig. 1 Logic symbol

Pin Configuration



Suffix-Blank	Plastic Dual In Line Package
Suffix-J	Ceramic Dual In Line Package
Suffix-D	Small Outline Package

Function Table

INPUTS				OUTPUTS		
nPR	nCLR	nCLK	nJ	nK	nQ	nQ-bar
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H†	H†
H	H	†	L	L	L	H
H	H	†	H	L	TOGGLE	TOGGLE
H	H	†	L	H	Q ₀	H ₀
H	H	†	H	H	H	L
H	H	L	X	X	Q ₀	Q ₀ -bar

† The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} maximum. Furthermore this configuration is nonstable, that is, it will not persist when preset or clear return to their inactive (high) level

GD54/74HC109, GD54/74HCT109

SYMBOL	DESCRIPTION	CONDITIONS	MIN	MAX	UNIT
V_{CC}	DC Supply voltage		-0.5	+7	V
I_{IK}, I_{OK}	DC input or output diode current	for $V_I < -0.5$ or $V_I > V_{CC} + 0.5V$		20	mA
I_O	DC output source or sink current	for $-0.5V < V_O < V_{CC} + 0.5V$			mA
I_{CC}	DC V_{CC} or GND current				mA
T_{stg}	Storage temperature range				$^{\circ}C$
P_D	Power dissipation per package				mW
T_L	Lead temperature				$^{\circ}C$

CHARACTERISTIC	LIMITS		UNITS
	MIN	MAX	
Supply Voltage Range V_{CC}	2	6	V
DC Input or Output Voltage V_I, V_O	4.5	5.5	V
Operating Temperature T_A	-40	+85	$^{\circ}C$
Input Rise and Fall times t_r, t_f	GD54/74HC Types at 2V at 4.5V at 6V GD54/74HCT Types at 4.5V		

Logic Diagram




Fig. 2 Logic diagram (one flip-flop)

Characteristics for HC

TA = 25°C and VCC = 5V unless otherwise specified

PARAMETER	TEST CONDITION	VCC (V)	TA = 25°C						UNIT	
			GD74HC109			GD54HC109				
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{IH}	HIGH level input Voltage	2.0	1.5			1.5		1.5		V
		4.5	3.15			3.15		3.15		
		6.0	4.2			4.2		4.2		
V _{IL}	LOW level input voltage	2.0			0.3		0.3		0.3	V
		4.5			0.9		0.9		0.9	
		6.0			1.2		1.2		1.2	
V _{OH}	HIGH level output voltage	V _{IN} = V _{IH} I _{OH} = -20µA	2.0	1.9	2.0		1.9		1.9	V
			4.5	4.4	4.5		4.4		4.4	
	or V _{IL} I _{OH} = -4mA I _{OH} = -5.2mA	4.5	3.98	4.3		3.84		3.7		
		6.0	5.48	5.2		5.34		5.2		
V _{OL}	LOW level output voltage	V _{IN} = V _{IH} I _{OL} = 20µA	2.0			0.1		0.1		V
			4.5			0.1		0.1		
	or V _{IL} I _{OL} = 4mA I _{OL} = 5.2mA	4.5		0.17	0.26		0.33		0.4	
		6.0		0.15	0.26		0.33		0.4	
I _{IN}	Input leakage Current	V _{IN} = V _{CC} or GND	6.0			0.1		1.0		µA
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{out} = 0µA	6.0			4		40		80 µA

DC Electrical Characteristics for HCT

SYMBOL	PARAMETER	TEST CONDITION	VCC (V)	TA = 25°C						UNIT		
				GD74HCT109			GD54HCT109					
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
V _{IH}	HIGH level input Voltage		4.5								V	
			to	2.0					2.0			2.0
			5.5									
V _{IL}	LOW level input voltage		4.5								V	
			to			0.8		0.8		0.8		
			5.5									
V _{OH}	HIGH level output voltage	V _{IN} = V _{IH} I _{OH} = -20µA	4.5	4.4	4.5		4.4		4.4		V	
			4.5	3.98	4.3		3.84		3.7			
	or V _{IL} I _{OH} = -4mA	4.5			0.1		0.1		0.1			
		4.5		0.17	0.26		0.33		0.4			
V _{OL}	LOW level output voltage	V _{IN} = V _{IH} I _{OL} = 20µA	4.5			0.1		0.1		0.1	V	
			4.5		0.17	0.26		0.33		0.4		
I _{IN}	Input leakage Current	V _{IN} = V _{CC} or GND	5.5			0.1		1.0		1.0	µA	
			5.5			4		40		80		
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND I _{out} = 0µA	5.5			4		40		80	µA	
			5.5									

GD54/74HC109, GD54/74HCT109

Timing Requirements for HC: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HC109		GD54HC109		UNIT
				MIN	TYP.	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse width	$\overline{PR}, \overline{CLR}$	2.0	80	30		100		120		ns
			4.5	16	10		20		25		
			6.0	14	8		18		22		
		CLK	2.0	80	30		100		120		ns
			4.5	16	10		20		25		
			6.0	14	8		18		22		
t_{su}	Set up Time	Data to CLK	2.0	60	30		80		100		ns
			4.5	15	10		18		20		
			6.0	14	8		16		18		
t_{rec}	Recovery time	$\overline{PR}, \overline{CLR}$ to CLK	2.0	5	0		5		5		ns
			4.5	5	0		5		5		
			6.0	5	0		5		5		
t_h	Hold Time	CLK to Data	2.0	3	0		3		3		ns
			4.5	3	0		3		3		
			6.0	3	0		3		3		

AC Characteristics for HC: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HC109		GD54HC109		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{max}	Maximum Clock Pulse Frequency	2.0	6	20		5		4		MHz	
		4.5	30	65		25		20			
		6.0	35	75		30		25			
t_{PLH} / t_{PHL}	Propagation Delay Time nCLK to nQ	2.0		46	160		200		240	ns	
		4.5		15	30		40		50		
		6.0		14	28		35		45		
t_{PLH} / t_{PHL}	Propagation Delay Time nCLK to n \overline{Q}	2.0		50	160		200		240	ns	
		4.5		17	30		40		50		
		6.0		16	28		35		45		
t_{PLH} / t_{PHL}	Propagation Delay Time n \overline{PR} to nQ, n \overline{Q}	2.0		45	155		190		230	ns	
		4.5		15	28		38		45		
		6.0		14	26		34		42		
t_{PLH} / t_{PHL}	Propagation Delay time n \overline{CLR} to nQ, n \overline{Q}	2.0		45	155		190		230	ns	
		4.5		15	28		38		45		
		6.8		14	26		34		42		
t_{TLH} / t_{THL}	Output Transition time	2.0		25	70		85		100	ns	
		4.5		8	15		18		22		
		6.0		7	13		16		19		

GD54/74HC109, GD54/74HCT109

Timing Requirements for HCT: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$


SYMBOL	PARAMETER	V _{CC} (V)	T _A =25°C			GD74HCT109		GD54HCT109		UNIT
			MIN	TYP.	MAX.	MIN	MAX	MIN	MAX	
t _w	Pulse width	4.5	18	10		20		25		ns
			16	10		20		25		ns
t _{su}	Set up Time	4.5	15	10		18		20	ns	
t _{rec}	Recovery time	4.5	5	0		5		5	ns	
t _h	Hold Time	4.5	3	0		3		3	ns	

AC Characteristics for HCT: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V _{CC} (V)	T _A =25°C			GD74HCT109		GD54HCT109		UNIT
			MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
f _{max}	Maximum clock Pulse frequency	4.5	27	54		22		22	MHz	
t _{PLH} / t _{PHL}	Propagation Delay time nCLK to nQ	4.5	17	30		40		50	ns	
t _{PLH} / t _{PHL}	Propagation Delay time nCLK to nQ	4.5	17	30		40		50	ns	
t _{PLH} / t _{PHL}	Propagation Delay time nPR to nQ, nC	4.5	15	28		38		45	ns	
t _{PLH} / t _{PHL}	Propagation Delay time nCLR to nQ, nC	4.5	15	28		38		45	ns	
t _{TLT} / t _{FHL}	Output transition time	4.5	8	15		18		22	ns	

Fig. 6. Propagation delay times

TIME	PROPAGATION DELAY TIMES		SETUP TIME		HOLD TIME	
	MAX	MIN	MAX	MIN	MAX	MIN
ns						
ns						
ns						



Note to AC waveforms

- (1) HC : $V_M = 50\%$, $V_i = \text{GND to } V_{CC}$
- HCT : $V_M = 1.2V$, $V_i = \text{GND to } 3V$